[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <92c7f4b9-5f08-f01e-a711-69fef94c2628@amd.com>
Date: Sat, 28 Jun 2025 12:04:16 -0500
From: Tom Lendacky <thomas.lendacky@....com>
To: Borislav Petkov <bp@...en8.de>, Kai Huang <kai.huang@...el.com>
Cc: dave.hansen@...el.com, tglx@...utronix.de, peterz@...radead.org,
mingo@...hat.com, hpa@...or.com, x86@...nel.org,
kirill.shutemov@...ux.intel.com, rick.p.edgecombe@...el.com,
linux-kernel@...r.kernel.org, pbonzini@...hat.com, seanjc@...gle.com,
kvm@...r.kernel.org, reinette.chatre@...el.com, isaku.yamahata@...el.com,
dan.j.williams@...el.com, ashish.kalra@....com, nik.borisov@...e.com,
sagis@...gle.com
Subject: Re: [PATCH v3 1/6] x86/sme: Use percpu boolean to control wbinvd
during kexec
On 6/28/25 07:50, Borislav Petkov wrote:
> On Thu, Jun 26, 2025 at 10:48:47PM +1200, Kai Huang wrote:
>
>> + * support SME. This provides support for performing a successful
>> + * kexec when going from SME inactive to SME active (or vice-versa).
>> + *
>> + * The cache must be cleared so that if there are entries with the
>> + * same physical address, both with and without the encryption bit,
>> + * they don't race each other when flushed and potentially end up
>> + * with the wrong entry being committed to memory.
>> + *
>> + * Test the CPUID bit directly because the machine might've cleared
>> + * X86_FEATURE_SME due to cmdline options.
>
> Where?
>
> That same function does the clearing later...
I think he means that if this function does clear X86_FEATURE_SME during
the BSP boot, then when the APs boot they won't see the feature set, so
you have to check the CPUID information directly. So maybe that can better
worded.
I did verify that booting with mem_encrypt=off will start with
X86_FEATURE_SME set, the BSP will clear it and then all APs will not see
it set after that.
Thanks,
Tom
>
Powered by blists - more mailing lists