[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <ea5058cd-29da-4939-990d-697396197ed9@kernel.org>
Date: Tue, 1 Jul 2025 09:56:54 +0200
From: Krzysztof Kozlowski <krzk@...nel.org>
To: Pushpendra Singh <quic_pussin@...cinc.com>,
cros-qcom-dts-watchers@...omium.org, andersson@...nel.org,
konradybcio@...nel.org, robh@...nel.org, krzk+dt@...nel.org,
conor+dt@...nel.org, linux-arm-msm@...r.kernel.org,
devicetree@...r.kernel.org, linux-kernel@...r.kernel.org
Cc: kernel@...cinc.com
Subject: Re: [PATCH] arm64: dts: qcom: sc7280: Add support for two additional
DDR frequencies
On 01/07/2025 09:43, Pushpendra Singh wrote:
> Cc: kernel@...cinc.com, kernel@....qualcomm.com
>
> The SC7280 SoC now supports two additional frequencies. This patch
> add those frequencies to the BWMON OPP table and updates the frequency
> mapping table accordingly.
>
> These changes do not impact existing platforms, as the updated mapping
> only affects the highest OPP. On any given platform, this will continue
> to vote for the maximum available OPP.
>
> Change-Id: Id3a91e065c49848d9af18e5c3edee0836cb693e5
> Signed-off-by: Pushpendra Singh <quic_pussin@...cinc.com>
Doesn't your internal guideline tell you to run checkpatch before sending?
Also it mentions many other things, so read entire guideline prior to
posting.
Best regards,
Krzysztof
Powered by blists - more mailing lists