[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20250702-qpic-snand-8bit-ecc-v2-0-ae2c17a30bb7@gmail.com>
Date: Wed, 02 Jul 2025 14:35:22 +0200
From: Gabor Juhos <j4g8y7@...il.com>
To: Mark Brown <broonie@...nel.org>,
Manivannan Sadhasivam <mani@...nel.org>,
Miquel Raynal <miquel.raynal@...tlin.com>,
Richard Weinberger <richard@....at>, Vignesh Raghavendra <vigneshr@...com>
Cc: Varadarajan Narayanan <quic_varada@...cinc.com>,
Md Sadre Alam <quic_mdalam@...cinc.com>,
Sricharan Ramabadhran <quic_srichara@...cinc.com>,
linux-spi@...r.kernel.org, linux-mtd@...ts.infradead.org,
linux-arm-msm@...r.kernel.org, linux-kernel@...r.kernel.org,
Gabor Juhos <j4g8y7@...il.com>
Subject: [PATCH v2 0/2] spi: spi-qpic-snand: enable 8 bits ECC strength
support
This small patch set adds support for 8 bits ECC strength, which widens
the range of the usable SPI NAND chips with the driver.
The first one is a preparatory patch which adds some defines which
allows to avoid using magic values, and the second patch implements
the actual support.
The series should be integrated via the SPI tree, as that contains
prerequisite changes.
Signed-off-by: Gabor Juhos <j4g8y7@...il.com>
---
Changes in v2:
- collect offered tags
- rebase on tip of spi/for-6.17
- update cover letter
- remove 'next' prefix
- Link to v1: https://lore.kernel.org/r/20250502-qpic-snand-8bit-ecc-v1-0-95f3cd08bbc5@gmail.com
---
Gabor Juhos (2):
mtd: nand: qpic-common: add defines for ECC_MODE values
spi: spi-qpic-snand: add support for 8 bits ECC strength
drivers/mtd/nand/raw/qcom_nandc.c | 6 +++---
drivers/spi/spi-qpic-snand.c | 21 ++++++++++++++++-----
include/linux/mtd/nand-qpic-common.h | 2 ++
3 files changed, 21 insertions(+), 8 deletions(-)
---
base-commit: d2c0e95525216cdc695d0066ee2f70b8adfbc536
change-id: 20250208-qpic-snand-8bit-ecc-dc804fd08592
Best regards,
--
Gabor Juhos <j4g8y7@...il.com>
Powered by blists - more mailing lists