[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <175198407740.45243.8546777031638869570.b4-ty@gentoo.org>
Date: Tue, 8 Jul 2025 22:17:56 +0800
From: Yixun Lan <dlan@...too.org>
To: robh@...nel.org,
krzk+dt@...nel.org,
conor+dt@...nel.org,
mturquette@...libre.com,
sboyd@...nel.org,
p.zabel@...gutronix.de,
paul.walmsley@...ive.com,
palmer@...belt.com,
aou@...s.berkeley.edu,
alex@...ti.fr,
Alex Elder <elder@...cstar.com>
Cc: Yixun Lan <dlan@...too.org>,
heylenay@....org,
inochiama@...look.com,
guodong@...cstar.com,
devicetree@...r.kernel.org,
linux-clk@...r.kernel.org,
spacemit@...ts.linux.dev,
linux-riscv@...ts.infradead.org,
linux-kernel@...r.kernel.org
Subject: Re: (subset) [PATCH v12 0/6] reset: spacemit: add K1 reset support
On Wed, 02 Jul 2025 06:37:02 -0500, Alex Elder wrote:
> This series adds reset controller support for the SpacemiT K1 SoC.
> A SpacemiT reset controller is implemented as an auxiliary device
> associated with a clock controller (CCU). A new header file
> holds definitions used by both the clock and reset drivers.
>
> The only change in this version is that three of the the four resets
> associated with each PCIe port have been renamed, to align better
> with their corresponding clocks. This affects patches 1 and 5.
> For example, for PCIe port 0:
>
> [...]
Applied, thanks!
[1/6] dt-bindings: soc: spacemit: define spacemit,k1-ccu resets
https://github.com/spacemit-com/linux/commit/25a59e813cd2ca728047f657d64f9b29480be393
[2/6] soc: spacemit: create a header for clock/reset registers
https://github.com/spacemit-com/linux/commit/bf6239ddaa6a73a44cd8ea3afec5fc82ed900038
[3/6] clk: spacemit: set up reset auxiliary devices
https://github.com/spacemit-com/linux/commit/988543522ebd6a9af53c288833503f0501e401b0
[4/6] clk: spacemit: define three reset-only CCUs
https://github.com/spacemit-com/linux/commit/024b84f661674dcfa1341c90ce654c485c4ab756
[5/6] reset: spacemit: add support for SpacemiT CCU resets
https://github.com/spacemit-com/linux/commit/c479d7cf06c3d65532442fa368b058e05dbba1a2
Best regards,
--
Yixun Lan
Powered by blists - more mailing lists