[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <20250709160819.306875-1-prabhakar.mahadev-lad.rj@bp.renesas.com>
Date: Wed, 9 Jul 2025 17:08:12 +0100
From: Prabhakar <prabhakar.csengg@...il.com>
To: Geert Uytterhoeven <geert+renesas@...der.be>,
Linus Walleij <linus.walleij@...aro.org>
Cc: linux-renesas-soc@...r.kernel.org,
linux-gpio@...r.kernel.org,
linux-kernel@...r.kernel.org,
Prabhakar <prabhakar.csengg@...il.com>,
Biju Das <biju.das.jz@...renesas.com>,
Fabrizio Castro <fabrizio.castro.jz@...esas.com>,
John Madieu <john.madieu.xa@...renesas.com>,
Lad Prabhakar <prabhakar.mahadev-lad.rj@...renesas.com>
Subject: [PATCH v2 0/7] pinctrl: renesas: rzg2l: Unify OEN handling
From: Lad Prabhakar <prabhakar.mahadev-lad.rj@...renesas.com>
Hi all,
This series unifies the OEN handling in the rzg2l pinctrl driver, allowing
support for RZ/G3E SoC and removing redundant code paths for RZ/G2L,
RZ/V2H, and RZ/V2N SoCs. The changes include
- Parameterizing the OEN register offset to support different SoCs.
- Unifying OEN access functions to use a common pin-to-bit mapping.
- Adding support for RZ/G3E SoC with a new PFC_OEN register.
v1->v2:
- patches 1-5 and 7 are new
- patch 6 has been updated to adopt with the new unified OEN handling
Cheers,
Prabhakar
Lad Prabhakar (7):
pinctrl: renesas: rzg2l: Fix invalid unsigned return in
rzg3s_oen_read()
pinctrl: renesas: rzg2l: parameterize OEN register offset
pinctrl: renesas: rzg2l: Unify OEN access by making pin-to-bit mapping
configurable
pinctrl: renesas: rzg2l: Remove OEN ops for RZ/G3E
pinctrl: renesas: rzg2l: Unify OEN handling across RZ/{G2L,V2H,V2N}
pinctrl: renesas: rzg2l: Add PFC_OEN support for RZ/G3E SoC
pinctrl: renesas: rzg2l: Drop oen_read and oen_write callbacks
drivers/pinctrl/renesas/pinctrl-rzg2l.c | 189 +++++++++++-------------
1 file changed, 85 insertions(+), 104 deletions(-)
--
2.49.0
Powered by blists - more mailing lists