[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20250710112650.GS721198@horms.kernel.org>
Date: Thu, 10 Jul 2025 12:26:50 +0100
From: Simon Horman <horms@...nel.org>
To: Suraj Gupta <suraj.gupta2@....com>
Cc: andrew+netdev@...n.ch, davem@...emloft.net, kuba@...nel.org,
pabeni@...hat.com, michal.simek@....com, vkoul@...nel.org,
radhey.shyam.pandey@....com, netdev@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
dmaengine@...r.kernel.org, harini.katakam@....com
Subject: Re: [PATCH V2 2/4] dmaengine: xilinx_dma: Fix irq handler and start
transfer path for AXI DMA
On Thu, Jul 10, 2025 at 03:42:27PM +0530, Suraj Gupta wrote:
> AXI DMA driver incorrectly assumes complete transfer completion upon
> IRQ reception, particularly problematic when IRQ coalescing is active.
> Updating the tail pointer dynamically fixes it.
> Remove existing idle state validation in the beginning of
> xilinx_dma_start_transfer() as it blocks valid transfer initiation on
> busy channels with queued descriptors.
> Additionally, refactor xilinx_dma_start_transfer() to consolidate coalesce
> and delay configurations while conditionally starting channels
> only when idle.
>
> Signed-off-by: Suraj Gupta <suraj.gupta2@....com>
> Fixes: Fixes: c0bba3a99f07 ("dmaengine: vdma: Add Support for Xilinx AXI Direct Memory Access Engine")
Hi,
This is not a proper review.
And there is probably no need to repost just becuse of it.
But:
s/Fixes: Fixes: /Fixes: /
...
Powered by blists - more mailing lists