[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <20250711102540.143-1-raviteja.laggyshetty@oss.qualcomm.com>
Date: Fri, 11 Jul 2025 10:25:37 +0000
From: Raviteja Laggyshetty <raviteja.laggyshetty@....qualcomm.com>
To: Georgi Djakov <djakov@...nel.org>, Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>,
Bjorn Andersson <andersson@...nel.org>,
Konrad Dybcio <konradybcio@...nel.org>,
Sibi Sankar <quic_sibis@...cinc.com>,
Odelu Kukatla <quic_okukatla@...cinc.com>,
Mike Tipton <mdtipton@...cinc.com>
Cc: linux-arm-msm@...r.kernel.org, linux-pm@...r.kernel.org,
devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
Raviteja Laggyshetty <raviteja.laggyshetty@....qualcomm.com>
Subject: [PATCH V2 0/3] Add EPSS L3 provider support on QCS8300 SoC
Add Epoch subsystem (EPSS) L3 scaling support on QCS8300 SoC.
Changes since v1:
- Removed SoC specific compatible "qcom,qcs8300-epss-l3"
from driver and used SA8775P SoC compatible as fallback in devicetree.
- As the EPSS hardware in QCS8300 and SA8775P SoCs are same, a
family-specific compatible string for the SA8775P has been added to the
bindings. This avoids the need to explicitly listing each SoC in the
match table and the family-specific fallback compatible can be used
for SoCs sharing the same hardware.
- As suggested by konrad, added EPSS path handles for CPU nodes.
Imran Shaik (1):
arm64: dts: qcom: qcs8300: Add CPU OPP tables to scale DDR/L3
Raviteja Laggyshetty (2):
dt-bindings: interconnect: Add EPSS L3 compatible for QCS8300 SoC
arm64: dts: qcom: qcs8300: Add EPSS l3 interconnect provider node
.../bindings/interconnect/qcom,osm-l3.yaml | 5 +
arch/arm64/boot/dts/qcom/qcs8300.dtsi | 301 ++++++++++++++++++
2 files changed, 306 insertions(+)
--
2.43.0
Powered by blists - more mailing lists