[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20250717142139.57621-6-clamor95@gmail.com>
Date: Thu, 17 Jul 2025 17:21:39 +0300
From: Svyatoslav Ryhel <clamor95@...il.com>
To: Maarten Lankhorst <maarten.lankhorst@...ux.intel.com>,
Maxime Ripard <mripard@...nel.org>,
Thomas Zimmermann <tzimmermann@...e.de>,
David Airlie <airlied@...il.com>,
Simona Vetter <simona@...ll.ch>,
Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>,
Thierry Reding <thierry.reding@...il.com>,
Thierry Reding <treding@...dia.com>,
Jonathan Hunter <jonathanh@...dia.com>,
Peter De Schrijver <pdeschrijver@...dia.com>,
Prashant Gaikwad <pgaikwad@...dia.com>,
Michael Turquette <mturquette@...libre.com>,
Stephen Boyd <sboyd@...nel.org>,
Mikko Perttunen <mperttunen@...dia.com>,
Svyatoslav Ryhel <clamor95@...il.com>,
Dmitry Osipenko <digetx@...il.com>
Cc: dri-devel@...ts.freedesktop.org,
devicetree@...r.kernel.org,
linux-tegra@...r.kernel.org,
linux-kernel@...r.kernel.org,
linux-clk@...r.kernel.org
Subject: [PATCH v1 5/5] ARM: tegra: add MIPI calibration binding for Tegra20/Tegra30
Add MIPI calibration device node for Tegra20 and Tegra30.
Signed-off-by: Svyatoslav Ryhel <clamor95@...il.com>
---
arch/arm/boot/dts/nvidia/tegra20.dtsi | 14 ++++++++++++++
arch/arm/boot/dts/nvidia/tegra30.dtsi | 18 ++++++++++++++++++
2 files changed, 32 insertions(+)
diff --git a/arch/arm/boot/dts/nvidia/tegra20.dtsi b/arch/arm/boot/dts/nvidia/tegra20.dtsi
index 92d422f83ea4..521261045cc8 100644
--- a/arch/arm/boot/dts/nvidia/tegra20.dtsi
+++ b/arch/arm/boot/dts/nvidia/tegra20.dtsi
@@ -74,6 +74,16 @@ vi@...80000 {
status = "disabled";
};
+ /* DSI MIPI calibration logic is a part of VI/CSI */
+ mipi: mipi@...80220 {
+ compatible = "nvidia,tegra20-mipi";
+ reg = <0x54080220 0x100>;
+ clocks = <&tegra_car TEGRA20_CLK_VI>,
+ <&tegra_car TEGRA20_CLK_CSI>;
+ clock-names = "vi", "csi";
+ #nvidia,mipi-calibrate-cells = <1>;
+ };
+
epp@...c0000 {
compatible = "nvidia,tegra20-epp";
reg = <0x540c0000 0x00040000>;
@@ -219,9 +229,13 @@ dsi@...00000 {
clock-names = "dsi", "parent";
resets = <&tegra_car 48>;
reset-names = "dsi";
+ nvidia,mipi-calibrate = <&mipi 0>;
power-domains = <&pd_core>;
operating-points-v2 = <&dsi_dvfs_opp_table>;
status = "disabled";
+
+ #address-cells = <1>;
+ #size-cells = <0>;
};
};
diff --git a/arch/arm/boot/dts/nvidia/tegra30.dtsi b/arch/arm/boot/dts/nvidia/tegra30.dtsi
index 50b0446f43fc..c52ad3715505 100644
--- a/arch/arm/boot/dts/nvidia/tegra30.dtsi
+++ b/arch/arm/boot/dts/nvidia/tegra30.dtsi
@@ -164,6 +164,16 @@ vi@...80000 {
status = "disabled";
};
+ /* DSI MIPI calibration logic is a part of VI/CSI */
+ mipi: mipi@...80220 {
+ compatible = "nvidia,tegra30-mipi";
+ reg = <0x54080220 0x100>;
+ clocks = <&tegra_car TEGRA30_CLK_VI>,
+ <&tegra_car TEGRA30_CLK_CSI>;
+ clock-names = "vi", "csi";
+ #nvidia,mipi-calibrate-cells = <1>;
+ };
+
epp@...c0000 {
compatible = "nvidia,tegra30-epp";
reg = <0x540c0000 0x00040000>;
@@ -321,9 +331,13 @@ dsi@...00000 {
clock-names = "dsi", "parent";
resets = <&tegra_car 48>;
reset-names = "dsi";
+ nvidia,mipi-calibrate = <&mipi 0>;
power-domains = <&pd_core>;
operating-points-v2 = <&dsia_dvfs_opp_table>;
status = "disabled";
+
+ #address-cells = <1>;
+ #size-cells = <0>;
};
dsi@...00000 {
@@ -334,9 +348,13 @@ dsi@...00000 {
clock-names = "dsi", "parent";
resets = <&tegra_car 84>;
reset-names = "dsi";
+ nvidia,mipi-calibrate = <&mipi 0>;
power-domains = <&pd_core>;
operating-points-v2 = <&dsib_dvfs_opp_table>;
status = "disabled";
+
+ #address-cells = <1>;
+ #size-cells = <0>;
};
};
--
2.48.1
Powered by blists - more mailing lists