[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <20250717165622.1162091-1-avadhut.naik@amd.com>
Date: Thu, 17 Jul 2025 16:48:41 +0000
From: Avadhut Naik <avadhut.naik@....com>
To: <linux-edac@...r.kernel.org>
CC: <bp@...en8.de>, <yazen.ghannam@....com>, <john.allen@....com>,
<linux-kernel@...r.kernel.org>, <avadhut.naik@....com>
Subject: [PATCH 0/2] Incorporate DRAM address in EDAC messages
Currently, the amd64_edac module only provides UMC normalized and system
physical address when a DRAM ECC error occurs. DRAM Address is neither
logged nor exported through tracepoint.
Modern AMD SOCs provide UEFI PRM module that implements various address
translation PRM handlers. These PRM handlers can be leveraged to convert
UMC normalized address into DRAM address at runtime on occurence of a DRAM
ECC error. This translated DRAM address can then be logged and exported
through tracepoints. This set adds the required support to accomplish the
aforementioned.
The first patch adds support in the Address Transaltion Library to invoke
the appropriate PRM handler to perform the translation.
The second patch leverages the support added in the first patch to log
DRAM Address and export it through the RAS tracepoint on occurrence of a
DRAM ECC error.
Avadhut Naik (2):
RAS/AMD/ATL: Translate UMC normalized address to DRAM address using
PRM
EDAC/amd64: Incorporate DRAM Address in EDAC message
drivers/edac/amd64_edac.c | 23 ++++++++++++++++++++++
drivers/edac/amd64_edac.h | 1 +
drivers/ras/amd/atl/core.c | 3 ++-
drivers/ras/amd/atl/internal.h | 9 +++++++++
drivers/ras/amd/atl/prm.c | 36 ++++++++++++++++++++++++++++++----
drivers/ras/amd/atl/umc.c | 12 ++++++++++++
drivers/ras/ras.c | 18 +++++++++++++++--
include/linux/ras.h | 19 +++++++++++++++++-
8 files changed, 113 insertions(+), 8 deletions(-)
base-commit: 1fb0ddddf5d139089675b86702933cbca992b4d4
--
2.43.0
Powered by blists - more mailing lists