linux-kernel - Re: (subset) [PATCH v6 0/3] Add support for the IPQ5018 Internal GE PHY

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Message-ID: <175272667146.130869.10854668334213374970.b4-ty@kernel.org>
Date: Wed, 16 Jul 2025 23:30:56 -0500
From: Bjorn Andersson <andersson@...nel.org>
To: Michael Turquette <mturquette@...libre.com>,
	Stephen Boyd <sboyd@...nel.org>,
	Konrad Dybcio <konradybcio@...nel.org>,
	Rob Herring <robh@...nel.org>,
	Krzysztof Kozlowski <krzk+dt@...nel.org>,
	Conor Dooley <conor+dt@...nel.org>,
	George Moussalem <george.moussalem@...look.com>
Cc: linux-arm-msm@...r.kernel.org,
	linux-clk@...r.kernel.org,
	linux-kernel@...r.kernel.org,
	devicetree@...r.kernel.org,
	Konrad Dybcio <konrad.dybcio@....qualcomm.com>
Subject: Re: (subset) [PATCH v6 0/3] Add support for the IPQ5018 Internal GE PHY


On Mon, 30 Jun 2025 16:34:59 +0400, George Moussalem wrote:
> The IPQ5018 SoC contains an internal Gigabit Ethernet PHY with its
> output pins that provide an MDI interface to either an external switch
> in a PHY to PHY link architecture or directly to an attached RJ45
> connector.
> 
> The PHY supports 10BASE-T/100BASE-TX/1000BASE-T link modes in SGMII
> interface mode, CDT, auto-negotiation and 802.3az EEE.
> 
> [...]

Applied, thanks!

[2/3] arm64: dts: qcom: ipq5018: Add MDIO buses
      commit: 23b3da8734e94acad2b98180cacbedf97754e1c1
[3/3] arm64: dts: qcom: ipq5018: Add GE PHY to internal mdio bus
      commit: a150a9c4807ab37d9f63112ef8e11710104a9d09

Best regards,
-- 
Bjorn Andersson <andersson@...nel.org>