linux-kernel - Re: [PATCH V3 5/5] raid6: test: Add support for RISC-V

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Message-ID: <00a97b26-0269-4c07-99b9-33bb759067f5@ghiti.fr>
Date: Fri, 18 Jul 2025 16:08:58 +0200
From: Alexandre Ghiti <alex@...ti.fr>
To: Chunyan Zhang <zhangchunyan@...as.ac.cn>,
 Paul Walmsley <paul.walmsley@...ive.com>, Palmer Dabbelt
 <palmer@...belt.com>, Albert Ou <aou@...s.berkeley.edu>,
 Charlie Jenkins <charlie@...osinc.com>, Song Liu <song@...nel.org>,
 Yu Kuai <yukuai3@...wei.com>
Cc: linux-riscv@...ts.infradead.org, linux-raid@...r.kernel.org,
 linux-kernel@...r.kernel.org, Chunyan Zhang <zhang.lyra@...il.com>
Subject: Re: [PATCH V3 5/5] raid6: test: Add support for RISC-V

Hi Chunyan,

On 7/18/25 09:27, Chunyan Zhang wrote:
> From: Chunyan Zhang <zhang.lyra@...il.com>
>
> Add RISC-V code to be compiled to allow the userspace raid6test program
> to be built and run on RISC-V.
>
> Signed-off-by: Chunyan Zhang <zhang.lyra@...il.com>
> ---
>   lib/raid6/test/Makefile | 8 ++++++++
>   1 file changed, 8 insertions(+)
>
> diff --git a/lib/raid6/test/Makefile b/lib/raid6/test/Makefile
> index 8f2dd2210ba8..09bbe2b14cce 100644
> --- a/lib/raid6/test/Makefile
> +++ b/lib/raid6/test/Makefile
> @@ -35,6 +35,11 @@ ifeq ($(ARCH),aarch64)
>           HAS_NEON = yes
>   endif
>   
> +ifeq ($(findstring riscv,$(ARCH)),riscv)
> +        CFLAGS += -I../../../arch/riscv/include -DCONFIG_RISCV=1
> +        HAS_RVV = yes
> +endif
> +
>   ifeq ($(findstring ppc,$(ARCH)),ppc)
>           CFLAGS += -I../../../arch/powerpc/include
>           HAS_ALTIVEC := $(shell printf '$(pound)include <altivec.h>\nvector int a;\n' |\
> @@ -63,6 +68,9 @@ else ifeq ($(HAS_ALTIVEC),yes)
>                   vpermxor1.o vpermxor2.o vpermxor4.o vpermxor8.o
>   else ifeq ($(ARCH),loongarch64)
>           OBJS += loongarch_simd.o recov_loongarch_simd.o
> +else ifeq ($(HAS_RVV),yes)
> +        OBJS   += rvv.o recov_rvv.o
> +        CFLAGS += -DCONFIG_RISCV_ISA_V=1
>   endif
>   
>   .c.o:


Reviewed-by: Alexandre Ghiti <alexghiti@...osinc.com>
Tested-by: Alexandre Ghiti <alexghiti@...osinc.com>

Thanks for the new version, I'll take that for 6.17,

Alex