linux-kernel - Re: [PATCH v7 0/8] Enable QUPs and Serial on SA8255p Qualcomm platforms

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite for Android: free password hash cracker in your pocket

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <20250722-curious-attentive-moth-e3d52c@kuoka>
Date: Tue, 22 Jul 2025 08:27:59 +0200
From: Krzysztof Kozlowski <krzk@...nel.org>
To: Praveen Talari <quic_ptalari@...cinc.com>
Cc: Greg Kroah-Hartman <gregkh@...uxfoundation.org>, 
	Jiri Slaby <jirislaby@...nel.org>, Rob Herring <robh@...nel.org>, 
	Krzysztof Kozlowski <krzk+dt@...nel.org>, Conor Dooley <conor+dt@...nel.org>, 
	Bjorn Andersson <andersson@...nel.org>, Konrad Dybcio <konradybcio@...nel.org>, 
	linux-arm-msm@...r.kernel.org, linux-kernel@...r.kernel.org, linux-serial@...r.kernel.org, 
	devicetree@...r.kernel.org, dmitry.baryshkov@....qualcomm.com, bryan.odonoghue@...aro.org, 
	psodagud@...cinc.com, djaggi@...cinc.com, quic_msavaliy@...cinc.com, 
	quic_vtanuku@...cinc.com, quic_arandive@...cinc.com, quic_cchiluve@...cinc.com, 
	quic_shazhuss@...cinc.com
Subject: Re: [PATCH v7 0/8] Enable QUPs and Serial on SA8255p Qualcomm
 platforms

On Mon, Jul 21, 2025 at 11:15:24PM +0530, Praveen Talari wrote:
> The Qualcomm automotive SA8255p SoC relies on firmware to configure
> platform resources, including clocks, interconnects and TLMM. The device
> drivers request resources operations over SCMI using power and
> performance protocols.
> 
> The SCMI power protocol enables or disables resources like clocks,
> interconnect paths, and TLMM (GPIOs) using runtime PM framework APIs,
> such as resume/suspend, to control power states(on/off).
> 
> The SCMI performance protocol manages UART baud rates, with each baud
> rate represented by a performance level. Drivers use the
> dev_pm_opp_set_level() API to request the desired baud rate by
> specifying the performance level.
> 
> The QUP drivers are SCMI clients, with clocks, interconnects, pinctrl
> and power-domains abstracted by a SCMI server.
> 
> The serial driver has a dependency on the dev_pm_opp_set_level() function,
> which is applied in the OPP tree's linux-next branch.

Where is the changelog with lore links?

Best regards,
Krzysztof