lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <CY8PR11MB7134484D663C31DA1544945B895EA@CY8PR11MB7134.namprd11.prod.outlook.com>
Date: Thu, 24 Jul 2025 14:31:52 +0000
From: "Zhuo, Qiuxu" <qiuxu.zhuo@...el.com>
To: Kyle Manna <kyle@...emanna.com>, "Luck, Tony" <tony.luck@...el.com>,
	Borislav Petkov <bp@...en8.de>, Jason Baron <jbaron@...mai.com>
CC: James Jernigan <jameswestonjernigan@...il.com>, James Morse
	<james.morse@....com>, Mauro Carvalho Chehab <mchehab@...nel.org>, "Robert
 Richter" <rric@...nel.org>, "Lai, Yi1" <yi1.lai@...el.com>,
	"linux-edac@...r.kernel.org" <linux-edac@...r.kernel.org>,
	"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>
Subject: RE: [PATCH 1/1] EDAC/ie31200: Add two more Intel Alder Lake-S SoCs
 for EDAC support

Hi Kyle,

> From: Kyle Manna <kyle@...emanna.com>
> Sent: Thursday, July 24, 2025 2:44 PM
> To: Luck, Tony <tony.luck@...el.com>; Borislav Petkov <bp@...en8.de>; Jason
> Baron <jbaron@...mai.com>
> Cc: Zhuo, Qiuxu <qiuxu.zhuo@...el.com>; James Jernigan
> <jameswestonjernigan@...il.com>; James Morse
> <james.morse@....com>; Mauro Carvalho Chehab <mchehab@...nel.org>;
> Robert Richter <rric@...nel.org>; Lai, Yi1 <yi1.lai@...el.com>; linux-
> edac@...r.kernel.org; linux-kernel@...r.kernel.org; Kyle Manna
> <kyle@...emanna.com>
> Subject: [PATCH 1/1] EDAC/ie31200: Add two more Intel Alder Lake-S SoCs for
> EDAC support
> 
> Host Device IDs (DID0) correspond to:
> * Intel Core i7-12700K
> * Intel Core i5-12600K
> 
> See documentation:
> * 12th Generation Intel® Core™ Processors Datasheet
>     * Volume 1 of 2, Doc. No.: 655258, Rev.: 011
>     * https://edc.intel.com/output/DownloadPdfDocument?id=8297 (PDF)
> 
> Signed-off-by: Kyle Manna <kyle@...emanna.com>
> ---

Do you have access to these machines to load the ie31200_edac
driver with your patch? If yes, would you take dmesg logs?

>  drivers/edac/ie31200_edac.c | 4 ++++
>  1 file changed, 4 insertions(+)
> 
> diff --git a/drivers/edac/ie31200_edac.c b/drivers/edac/ie31200_edac.c index
> a53612be4b2f..2078c12bbed2 100644
> --- a/drivers/edac/ie31200_edac.c
> +++ b/drivers/edac/ie31200_edac.c
> @@ -94,6 +94,8 @@
> 
>  /* Alder Lake-S */
>  #define PCI_DEVICE_ID_INTEL_IE31200_ADL_S_1	0x4660
> +#define PCI_DEVICE_ID_INTEL_IE31200_ADL_S_2	0x4668
> +#define PCI_DEVICE_ID_INTEL_IE31200_ADL_S_3	0x4648
> 

I didn't find the place in your spec above that indicates these
two CPUs with these two DIDs have Out-Of-Band ECC capabilities.
Could you point it out to me?

Thanks!
-Qiuxu

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ