[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20250724083914.61351-6-angelogioacchino.delregno@collabora.com>
Date: Thu, 24 Jul 2025 10:38:41 +0200
From: AngeloGioacchino Del Regno <angelogioacchino.delregno@...labora.com>
To: linux-mediatek@...ts.infradead.org,
robh@...nel.org
Cc: herbert@...dor.apana.org.au,
davem@...emloft.net,
krzk+dt@...nel.org,
conor+dt@...nel.org,
chunkuang.hu@...nel.org,
p.zabel@...gutronix.de,
airlied@...il.com,
simona@...ll.ch,
maarten.lankhorst@...ux.intel.com,
mripard@...nel.org,
tzimmermann@...e.de,
jassisinghbrar@...il.com,
mchehab@...nel.org,
matthias.bgg@...il.com,
angelogioacchino.delregno@...labora.com,
chunfeng.yun@...iatek.com,
vkoul@...nel.org,
kishon@...nel.org,
sean.wang@...nel.org,
linus.walleij@...aro.org,
lgirdwood@...il.com,
broonie@...nel.org,
andersson@...nel.org,
mathieu.poirier@...aro.org,
daniel.lezcano@...aro.org,
tglx@...utronix.de,
atenart@...nel.org,
jitao.shi@...iatek.com,
ck.hu@...iatek.com,
houlong.wei@...iatek.com,
kyrie.wu@...iatek.corp-partner.google.com,
andy.teng@...iatek.com,
tinghan.shen@...iatek.com,
jiaxin.yu@...iatek.com,
shane.chien@...iatek.com,
olivia.wen@...iatek.com,
granquet@...libre.com,
eugen.hristev@...aro.org,
arnd@...db.de,
sam.shih@...iatek.com,
jieyy.yang@...iatek.com,
frank-w@...lic-files.de,
mwalle@...nel.org,
fparent@...libre.com,
linux-crypto@...r.kernel.org,
devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org,
dri-devel@...ts.freedesktop.org,
linux-media@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org,
linux-phy@...ts.infradead.org,
linux-gpio@...r.kernel.org,
linux-remoteproc@...r.kernel.org,
linux-sound@...r.kernel.org
Subject: [PATCH 05/38] dt-bindings: crypto: inside-secure,safexcel: Mandate only ring IRQs
Not all IP implementations of EIP97 and EIP197 have the EIP and
MEM interrupts hooked up to the SoC, and those are not required
for functionality as status for both can be polled (and anyway
there's even no real need to poll, but that's another story).
As an example of this, the MediaTek MT7968A and MT7986B SoCs do
not have those two interrupts hooked up to their irq controlller.
For this reason, make the EIP and MEM interrupt optional.
Signed-off-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@...labora.com>
---
.../devicetree/bindings/crypto/inside-secure,safexcel.yaml | 2 ++
1 file changed, 2 insertions(+)
diff --git a/Documentation/devicetree/bindings/crypto/inside-secure,safexcel.yaml b/Documentation/devicetree/bindings/crypto/inside-secure,safexcel.yaml
index 343e2d04c797..22025b23d580 100644
--- a/Documentation/devicetree/bindings/crypto/inside-secure,safexcel.yaml
+++ b/Documentation/devicetree/bindings/crypto/inside-secure,safexcel.yaml
@@ -26,9 +26,11 @@ properties:
maxItems: 1
interrupts:
+ minItems: 4
maxItems: 6
interrupt-names:
+ minItems: 4
items:
- const: ring0
- const: ring1
--
2.50.1
Powered by blists - more mailing lists