[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <20250728-topic-gpucc_power_plumbing-v1-18-09c2480fe3e6@oss.qualcomm.com>
Date: Mon, 28 Jul 2025 18:16:18 +0200
From: Konrad Dybcio <konradybcio@...nel.org>
To: Ulf Hansson <ulf.hansson@...aro.org>,
Johan Hovold <johan+linaro@...nel.org>,
Bjorn Andersson <andersson@...nel.org>,
Taniya Das <taniya.das@....qualcomm.com>,
Michael Turquette <mturquette@...libre.com>,
Stephen Boyd <sboyd@...nel.org>, Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>, Taniya Das <quic_tdas@...cinc.com>,
Imran Shaik <quic_imrashai@...cinc.com>,
Konrad Dybcio <konradybcio@...nel.org>,
Bartosz Golaszewski <bartosz.golaszewski@...aro.org>,
Dmitry Baryshkov <lumag@...nel.org>, cros-qcom-dts-watchers@...omium.org,
Douglas Anderson <dianders@...omium.org>, Vinod Koul <vkoul@...nel.org>,
Richard Acayan <mailingradian@...il.com>,
Andy Gross <andy.gross@...aro.org>, Ajit Pandey <quic_ajipan@...cinc.com>,
Luca Weiss <luca.weiss@...rphone.com>, Jonathan Marek <jonathan@...ek.ca>,
Neil Armstrong <neil.armstrong@...aro.org>,
Jagadeesh Kona <quic_jkona@...cinc.com>,
Akhil P Oommen <akhilpo@....qualcomm.com>
Cc: Marijn Suijten <marijn.suijten@...ainline.org>,
linux-arm-msm@...r.kernel.org, linux-pm@...r.kernel.org,
linux-kernel@...r.kernel.org, linux-clk@...r.kernel.org,
devicetree@...r.kernel.org,
Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>,
Konrad Dybcio <konrad.dybcio@....qualcomm.com>
Subject: [PATCH RFC 18/24] arm64: dts: qcom: sm8150: Describe GPU_CC power
plumbing requirements
From: Konrad Dybcio <konrad.dybcio@....qualcomm.com>
A number of power rails must be powered on in order for GPU_CC to
function. Ensure that's conveyed to the OS.
Fixes: f30ac26def18 ("arm64: dts: qcom: add sm8150 GPU nodes")
Signed-off-by: Konrad Dybcio <konrad.dybcio@....qualcomm.com>
---
arch/arm64/boot/dts/qcom/sa8155p.dtsi | 6 ++++++
arch/arm64/boot/dts/qcom/sm8150.dtsi | 4 ++++
2 files changed, 10 insertions(+)
diff --git a/arch/arm64/boot/dts/qcom/sa8155p.dtsi b/arch/arm64/boot/dts/qcom/sa8155p.dtsi
index d678ed822378b54418e4c93787f5678cf4e2a798..40d827b7959dd6a5c5ae72f2e91a0249d8398872 100644
--- a/arch/arm64/boot/dts/qcom/sa8155p.dtsi
+++ b/arch/arm64/boot/dts/qcom/sa8155p.dtsi
@@ -17,6 +17,12 @@ &dispcc {
power-domains = <&rpmhpd SA8155P_CX>;
};
+&gpucc {
+ power-domains = <&rpmhpd SA8155P_CX>,
+ <&rpmhpd SA8155P_MX>,
+ <&rpmhpd SA8155P_GFX>;
+};
+
&mdss_dsi0 {
power-domains = <&rpmhpd SA8155P_CX>;
};
diff --git a/arch/arm64/boot/dts/qcom/sm8150.dtsi b/arch/arm64/boot/dts/qcom/sm8150.dtsi
index abf12e10d33f1ce5c74e3e9136585bcb0a578492..4febadabb3ecf4c76e1733b02b10036c57670b25 100644
--- a/arch/arm64/boot/dts/qcom/sm8150.dtsi
+++ b/arch/arm64/boot/dts/qcom/sm8150.dtsi
@@ -2351,6 +2351,10 @@ gpucc: clock-controller@...0000 {
#clock-cells = <1>;
#reset-cells = <1>;
#power-domain-cells = <1>;
+
+ power-domains = <&rpmhpd SM8150_CX>,
+ <&rpmhpd SM8150_MX>,
+ <&rpmhpd SM8150_GFX>;
};
adreno_smmu: iommu@...0000 {
--
2.50.1
Powered by blists - more mailing lists