| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <20250804100219.63325-7-varshini.rajendran@microchip.com> Date: Mon, 4 Aug 2025 15:32:10 +0530 From: Varshini Rajendran <varshini.rajendran@...rochip.com> To: <eugen.hristev@...aro.org>, <jic23@...nel.org>, <dlechner@...libre.com>, <nuno.sa@...log.com>, <andy@...nel.org>, <robh@...nel.org>, <krzk+dt@...nel.org>, <conor+dt@...nel.org>, <nicolas.ferre@...rochip.com>, <alexandre.belloni@...tlin.com>, <claudiu.beznea@...on.dev>, <srini@...nel.org>, <linux-iio@...r.kernel.org>, <devicetree@...r.kernel.org>, <linux-arm-kernel@...ts.infradead.org>, <linux-kernel@...r.kernel.org> CC: <varshini.rajendran@...rochip.com> Subject: [PATCH 06/15] dt-bindings: nvmem: microchip-otpc: remove stride details Removed stride details from the bindings header as they are not relevant anymore since the access method of OTP packets is changed to TAG approach. Update the example binding according to the new changes. Signed-off-by: Varshini Rajendran <varshini.rajendran@...rochip.com> --- include/dt-bindings/nvmem/microchip,sama7g5-otpc.h | 6 ------ 1 file changed, 6 deletions(-) diff --git a/include/dt-bindings/nvmem/microchip,sama7g5-otpc.h b/include/dt-bindings/nvmem/microchip,sama7g5-otpc.h index f570b23165a2..682b040675fd 100644 --- a/include/dt-bindings/nvmem/microchip,sama7g5-otpc.h +++ b/include/dt-bindings/nvmem/microchip,sama7g5-otpc.h @@ -3,10 +3,4 @@ #ifndef _DT_BINDINGS_NVMEM_MICROCHIP_OTPC_H #define _DT_BINDINGS_NVMEM_MICROCHIP_OTPC_H -/* - * Need to have it as a multiple of 4 as NVMEM memory is registered with - * stride = 4. - */ -#define OTP_PKT(id) ((id) * 4) - #endif -- 2.34.1
Powered by blists - more mailing lists