[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <20250811223044.3087090-1-daniel.lezcano@linaro.org>
Date: Tue, 12 Aug 2025 00:30:38 +0200
From: Daniel Lezcano <daniel.lezcano@...aro.org>
To: ukleinek@...nel.org,
robh@...nel.org,
krzk+dt@...nel.org,
conor+dt@...nel.org,
Frank.Li@....com
Cc: linux-pwm@...r.kernel.org,
devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org,
Ghennadi.Procopciuc@....com,
s32@....com
Subject: [PATCH v2 0/2] Add the s32g2 and s32g3 FTM PWM support
The NXP Automotive platform s32g2 and s32g3 have on their board a
FlexTimer (FTM) dedicated for the PWM. The same IP is found on the
Freescale Vybrid Family and the i.MX8 SoCs. However, there is a small
difference with some registers not available on the s32g2/3 and 6
channels instead of 8.
These two patches provide the DT bindings for the s32g2/3 compatible
strings and the code to deal with the FTM difference.
Changelog:
v2:
- Merged the two booleans for the regmap holes check
- Clarified why this is needed in the changelog
v1:
- Initial post
Daniel Lezcano (1):
dt: bindings: fsl,vf610-ftm-pwm: Add compatible for s32g2 and s32g3
Ghennadi Procopciuc (1):
pwm: Add the S32G support in the Freescale FTM driver
.../bindings/pwm/fsl,vf610-ftm-pwm.yaml | 11 ++++--
drivers/pwm/pwm-fsl-ftm.c | 35 +++++++++++++++++--
2 files changed, 41 insertions(+), 5 deletions(-)
--
2.43.0
Powered by blists - more mailing lists