[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <2ckimmzf6swpmckgaxw4ys4ocxhhno3pzx7fidqgzftfhww6tt@jiq2q72jgonf>
Date: Wed, 13 Aug 2025 08:41:19 -0500
From: Bjorn Andersson <andersson@...nel.org>
To: Taniya Das <taniya.das@....qualcomm.com>
Cc: Michael Turquette <mturquette@...libre.com>,
Stephen Boyd <sboyd@...nel.org>, Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>, Conor Dooley <conor+dt@...nel.org>,
Taniya Das <quic_tdas@...cinc.com>, Ajit Pandey <quic_ajipan@...cinc.com>,
Imran Shaik <quic_imrashai@...cinc.com>, Jagadeesh Kona <quic_jkona@...cinc.com>,
linux-arm-msm@...r.kernel.org, linux-clk@...r.kernel.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org
Subject: Re: [PATCH v4 2/7] dt-bindings: clock: qcom: Document the Glymur SoC
TCSR Clock Controller
On Wed, Aug 13, 2025 at 01:25:18PM +0530, Taniya Das wrote:
> The Glymur SoC TCSR block provides CLKREF clocks for EDP, PCIe, and USB. Add
> this to the TCSR clock controller binding together with identifiers for
> the clocks.
>
Very nice, thank you!
Reviewed-by: Bjorn Andersson <andersson@...nel.org>
Regards,
Bjorn
> Signed-off-by: Taniya Das <taniya.das@....qualcomm.com>
> ---
> .../bindings/clock/qcom,sm8550-tcsr.yaml | 3 +++
> include/dt-bindings/clock/qcom,glymur-tcsr.h | 24 ++++++++++++++++++++++
> 2 files changed, 27 insertions(+)
>
> diff --git a/Documentation/devicetree/bindings/clock/qcom,sm8550-tcsr.yaml b/Documentation/devicetree/bindings/clock/qcom,sm8550-tcsr.yaml
> index 2ed7d59722fc7e1e8ccc3adbef16e26fc44bf156..2c992b3437f29b38d9c73e3c600f2c55e0b8ae98 100644
> --- a/Documentation/devicetree/bindings/clock/qcom,sm8550-tcsr.yaml
> +++ b/Documentation/devicetree/bindings/clock/qcom,sm8550-tcsr.yaml
> @@ -8,12 +8,14 @@ title: Qualcomm TCSR Clock Controller on SM8550
>
> maintainers:
> - Bjorn Andersson <andersson@...nel.org>
> + - Taniya Das <taniya.das@....qualcomm.com>
>
> description: |
> Qualcomm TCSR clock control module provides the clocks, resets and
> power domains on SM8550
>
> See also:
> + - include/dt-bindings/clock/qcom,glymur-tcsr.h
> - include/dt-bindings/clock/qcom,sm8550-tcsr.h
> - include/dt-bindings/clock/qcom,sm8650-tcsr.h
> - include/dt-bindings/clock/qcom,sm8750-tcsr.h
> @@ -22,6 +24,7 @@ properties:
> compatible:
> items:
> - enum:
> + - qcom,glymur-tcsr
> - qcom,milos-tcsr
> - qcom,sar2130p-tcsr
> - qcom,sm8550-tcsr
> diff --git a/include/dt-bindings/clock/qcom,glymur-tcsr.h b/include/dt-bindings/clock/qcom,glymur-tcsr.h
> new file mode 100644
> index 0000000000000000000000000000000000000000..72614226b113bb60f1e430fc18e13c46c8b043d3
> --- /dev/null
> +++ b/include/dt-bindings/clock/qcom,glymur-tcsr.h
> @@ -0,0 +1,24 @@
> +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
> +/*
> + * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.
> + */
> +
> +#ifndef _DT_BINDINGS_CLK_QCOM_TCSR_CC_GLYMUR_H
> +#define _DT_BINDINGS_CLK_QCOM_TCSR_CC_GLYMUR_H
> +
> +/* TCSR_CC clocks */
> +#define TCSR_EDP_CLKREF_EN 0
> +#define TCSR_PCIE_1_CLKREF_EN 1
> +#define TCSR_PCIE_2_CLKREF_EN 2
> +#define TCSR_PCIE_3_CLKREF_EN 3
> +#define TCSR_PCIE_4_CLKREF_EN 4
> +#define TCSR_USB2_1_CLKREF_EN 5
> +#define TCSR_USB2_2_CLKREF_EN 6
> +#define TCSR_USB2_3_CLKREF_EN 7
> +#define TCSR_USB2_4_CLKREF_EN 8
> +#define TCSR_USB3_0_CLKREF_EN 9
> +#define TCSR_USB3_1_CLKREF_EN 10
> +#define TCSR_USB4_1_CLKREF_EN 11
> +#define TCSR_USB4_2_CLKREF_EN 12
> +
> +#endif
>
> --
> 2.34.1
>
Powered by blists - more mailing lists