[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20250813063301.338851-5-jacky_chou@aspeedtech.com>
Date: Wed, 13 Aug 2025 14:33:01 +0800
From: Jacky Chou <jacky_chou@...eedtech.com>
To: Andrew Lunn <andrew+netdev@...n.ch>, "David S . Miller"
<davem@...emloft.net>, Eric Dumazet <edumazet@...gle.com>, Jakub Kicinski
<kuba@...nel.org>, Paolo Abeni <pabeni@...hat.com>, Rob Herring
<robh@...nel.org>, Krzysztof Kozlowski <krzk+dt@...nel.org>, Conor Dooley
<conor+dt@...nel.org>, Joel Stanley <joel@....id.au>, Andrew Jeffery
<andrew@...econstruct.com.au>
CC: Simon Horman <horms@...nel.org>, Heiner Kallweit <hkallweit1@...il.com>,
Uwe Kleine-König <u.kleine-koenig@...libre.com>, Po-Yu
Chuang <ratbert@...aday-tech.com>, <netdev@...r.kernel.org>,
<devicetree@...r.kernel.org>, <linux-kernel@...r.kernel.org>,
<linux-arm-kernel@...ts.infradead.org>, <linux-aspeed@...ts.ozlabs.org>,
<taoren@...a.com>, <bmc-sw2@...eedtech.com>
Subject: [net-next v2 4/4] net: ftgmac100: Add RGMII delay configuration for AST2600
In AST2600, the RGMII delay is configured in SCU register.
The MAC0/1 and the MAC2/3 on AST2600 have different delay unit with
their delay chain.
These MACs all have the 32 stage to configure delay chain.
|Delay Unit|Delay Stage|TX Edge Stage|RX Edge Stage|
------+----------+-----------+-------------+-------------+
MAC0/1| 45 ps| 32 | 0 | 0 |
------+----------+-----------+-------------+-------------+
MAC2/3| 250 ps| 32 | 0 | 26 |
------+----------+-----------+-------------+-------------+
The RX edge stage of MAC2 and MAC3 are strating from 26.
We calculate the delay stage from the rx-internal-delay-ps of MAC2/3 to
add 26. If the stage is equel to or bigger than 32, the delay stage will
be mask 0x1f to get the correct setting. The delay chain is like a ring
for configuration.
So, the rx-internal-delay-ps of MAC2/3 is 2000 ps, we will get the delay
stage is 2.
Signed-off-by: Jacky Chou <jacky_chou@...eedtech.com>
---
drivers/net/ethernet/faraday/ftgmac100.c | 86 ++++++++++++++++++++++++
drivers/net/ethernet/faraday/ftgmac100.h | 12 ++++
2 files changed, 98 insertions(+)
diff --git a/drivers/net/ethernet/faraday/ftgmac100.c b/drivers/net/ethernet/faraday/ftgmac100.c
index a98d5af3f9e3..02f49558bed8 100644
--- a/drivers/net/ethernet/faraday/ftgmac100.c
+++ b/drivers/net/ethernet/faraday/ftgmac100.c
@@ -25,6 +25,9 @@
#include <linux/if_vlan.h>
#include <linux/of_net.h>
#include <linux/phy_fixed.h>
+#include <linux/mfd/syscon.h>
+#include <linux/regmap.h>
+#include <linux/bitfield.h>
#include <net/ip.h>
#include <net/ncsi.h>
@@ -1812,6 +1815,86 @@ static bool ftgmac100_has_child_node(struct device_node *np, const char *name)
return ret;
}
+static void ftgmac100_set_internal_delay(struct platform_device *pdev)
+{
+ struct device_node *np = pdev->dev.of_node;
+ struct regmap *scu;
+ u32 rgmii_tx_delay;
+ u32 rgmii_rx_delay;
+ int dly_mask;
+ int dly_reg;
+ int id;
+
+ if (!(of_device_is_compatible(np, "aspeed,ast2600-mac01") ||
+ of_device_is_compatible(np, "aspeed,ast2600-mac23")))
+ return;
+
+ /* If lack one of them, do not configure anything */
+ if (of_property_read_u32(np, "tx-internal-delay-ps", &rgmii_tx_delay)) {
+ dev_warn(&pdev->dev, "failed to get tx-internal-delay-ps\n");
+ return;
+ }
+ if (of_property_read_u32(np, "rx-internal-delay-ps", &rgmii_rx_delay)) {
+ dev_warn(&pdev->dev, "failed to get tx-internal-delay-ps\n");
+ return;
+ }
+ id = of_alias_get_id(np, "ethernet");
+ if (id < 0 || id > 3) {
+ /* If lack alias or out of range, do not configure anything */
+ dev_warn(&pdev->dev, "get wrong alise id %d\n", id);
+ return;
+ }
+
+ if (of_device_is_compatible(np, "aspeed,ast2600-mac01")) {
+ dly_reg = AST2600_MAC01_CLK_DLY;
+ if (rgmii_tx_delay > AST2600_MAC01_CLK_DLY_MAX) {
+ dev_warn(&pdev->dev, "tx-internal-delay-ps %u is out of range\n",
+ rgmii_tx_delay);
+ return;
+ }
+ if (rgmii_rx_delay > AST2600_MAC01_CLK_DLY_MAX) {
+ dev_warn(&pdev->dev, "rx-internal-delay-ps %u is out of range\n",
+ rgmii_rx_delay);
+ return;
+ }
+ rgmii_tx_delay /= AST2600_MAC01_CLK_DLY_UNIT;
+ rgmii_rx_delay /= AST2600_MAC01_CLK_DLY_UNIT;
+ } else if (of_device_is_compatible(np, "aspeed,ast2600-mac23")) {
+ dly_reg = AST2600_MAC23_CLK_DLY;
+ if (rgmii_tx_delay > AST2600_MAC23_CLK_DLY_MAX) {
+ dev_warn(&pdev->dev, "tx-internal-delay-ps %u is out of range\n",
+ rgmii_tx_delay);
+ return;
+ }
+ if (rgmii_rx_delay > AST2600_MAC23_CLK_DLY_MAX) {
+ dev_warn(&pdev->dev, "rx-internal-delay-ps %u is out of range\n",
+ rgmii_rx_delay);
+ return;
+ }
+ rgmii_tx_delay /= AST2600_MAC23_CLK_DLY_UNIT;
+ /* The index of rx edge delay is started from 0x1a */
+ rgmii_rx_delay = (0x1a + (rgmii_rx_delay / AST2600_MAC23_CLK_DLY_UNIT)) & 0x1f;
+ }
+
+ if (id == 0 || id == 2) {
+ dly_mask = ASPEED_MAC0_2_TX_DLY | ASPEED_MAC0_2_RX_DLY;
+ rgmii_tx_delay = FIELD_PREP(ASPEED_MAC0_2_TX_DLY, rgmii_tx_delay);
+ rgmii_rx_delay = FIELD_PREP(ASPEED_MAC0_2_RX_DLY, rgmii_rx_delay);
+ } else {
+ dly_mask = ASPEED_MAC1_3_TX_DLY | ASPEED_MAC1_3_RX_DLY;
+ rgmii_tx_delay = FIELD_PREP(ASPEED_MAC1_3_TX_DLY, rgmii_tx_delay);
+ rgmii_rx_delay = FIELD_PREP(ASPEED_MAC1_3_RX_DLY, rgmii_rx_delay);
+ }
+
+ scu = syscon_regmap_lookup_by_phandle(np, "scu");
+ if (IS_ERR(scu)) {
+ dev_warn(&pdev->dev, "failed to map scu base");
+ return;
+ }
+
+ regmap_update_bits(scu, dly_reg, dly_mask, rgmii_tx_delay | rgmii_rx_delay);
+}
+
static int ftgmac100_probe(struct platform_device *pdev)
{
struct resource *res;
@@ -1977,6 +2060,9 @@ static int ftgmac100_probe(struct platform_device *pdev)
if (of_device_is_compatible(np, "aspeed,ast2600-mac"))
iowrite32(FTGMAC100_TM_DEFAULT,
priv->base + FTGMAC100_OFFSET_TM);
+
+ /* Configure RGMII delay if there are the corresponding compatibles */
+ ftgmac100_set_internal_delay(pdev);
}
/* Default ring sizes */
diff --git a/drivers/net/ethernet/faraday/ftgmac100.h b/drivers/net/ethernet/faraday/ftgmac100.h
index 4968f6f0bdbc..a9f0f00ac784 100644
--- a/drivers/net/ethernet/faraday/ftgmac100.h
+++ b/drivers/net/ethernet/faraday/ftgmac100.h
@@ -271,4 +271,16 @@ struct ftgmac100_rxdes {
#define FTGMAC100_RXDES1_UDP_CHKSUM_ERR (1 << 26)
#define FTGMAC100_RXDES1_IP_CHKSUM_ERR (1 << 27)
+/* Aspeed SCU */
+#define AST2600_MAC01_CLK_DLY 0x340
+#define AST2600_MAC23_CLK_DLY 0x350
+#define AST2600_MAC01_CLK_DLY_MAX 1395 /* ps */
+#define AST2600_MAC01_CLK_DLY_UNIT 45 /* ps */
+#define AST2600_MAC23_CLK_DLY_MAX 7750 /* ps */
+#define AST2600_MAC23_CLK_DLY_UNIT 250 /* ps */
+#define ASPEED_MAC0_2_TX_DLY GENMASK(5, 0)
+#define ASPEED_MAC0_2_RX_DLY GENMASK(17, 12)
+#define ASPEED_MAC1_3_TX_DLY GENMASK(11, 6)
+#define ASPEED_MAC1_3_RX_DLY GENMASK(23, 18)
+
#endif /* __FTGMAC100_H */
--
2.43.0
Powered by blists - more mailing lists