[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <20250814093704.3197030-1-olek2@wp.pl>
Date: Thu, 14 Aug 2025 11:36:59 +0200
From: Aleksander Jan Bajkowski <olek2@...pl>
To: tsbogend@...ha.franken.de,
robh@...nel.org,
krzk+dt@...nel.org,
conor+dt@...nel.org,
olek2@...pl,
linux-mips@...r.kernel.org,
devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org
Subject: [PATCH 1/2] dt-bindings: mips: lantiq: Document Lantiq Xway GPTU
The Lantiq SoC has six built-in 16-bit general purpose timers (GPTU).
Signed-off-by: Aleksander Jan Bajkowski <olek2@...pl>
---
.../mips/lantiq/lantiq,gptu-xway.yaml | 39 +++++++++++++++++++
1 file changed, 39 insertions(+)
create mode 100644 Documentation/devicetree/bindings/mips/lantiq/lantiq,gptu-xway.yaml
diff --git a/Documentation/devicetree/bindings/mips/lantiq/lantiq,gptu-xway.yaml b/Documentation/devicetree/bindings/mips/lantiq/lantiq,gptu-xway.yaml
new file mode 100644
index 000000000000..fcfc634dd391
--- /dev/null
+++ b/Documentation/devicetree/bindings/mips/lantiq/lantiq,gptu-xway.yaml
@@ -0,0 +1,39 @@
+# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/mips/lantiq/lantiq,gptu-xway.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Lantiq Xway SoC series General Purpose Timer Unit (GPTU)
+
+maintainers:
+ - Aleksander Jan Bajkowski <olek2@...pl>
+
+properties:
+ compatible:
+ items:
+ - enum:
+ - lantiq,gptu-xway
+
+ reg:
+ maxItems: 1
+
+ interrupts:
+ minItems: 6
+ maxItems: 6
+
+required:
+ - compatible
+ - reg
+ - interrupts
+
+additionalProperties: false
+
+examples:
+ - |
+ gptu@...0a00 {
+ compatible = "lantiq,gptu-xway";
+ reg = <0xe100a00 0x100>;
+ interrupt-parent = <&icu0>;
+ interrupts = <126>, <127>, <128>, <129> ,<130>, <131>;
+ };
--
2.47.2
Powered by blists - more mailing lists