[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <20250815-add-more-socs-to-support-clk_measure-v1-9-59f04ba67457@amlogic.com>
Date: Fri, 15 Aug 2025 16:37:35 +0800
From: Chuan Liu via B4 Relay <devnull+chuan.liu.amlogic.com@...nel.org>
To: Rob Herring <robh@...nel.org>, Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>,
Neil Armstrong <neil.armstrong@...aro.org>,
Kevin Hilman <khilman@...libre.com>, Jerome Brunet <jbrunet@...libre.com>,
Martin Blumenstingl <martin.blumenstingl@...glemail.com>
Cc: devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
linux-amlogic@...ts.infradead.org, linux-kernel@...r.kernel.org,
Chuan Liu <chuan.liu@...ogic.com>
Subject: [PATCH 09/13] arm64: dts: amlogic: A4: Add clk-measure controller
node
From: Chuan Liu <chuan.liu@...ogic.com>
Add the clk-measure controller node for A4 SoC family.
Signed-off-by: Chuan Liu <chuan.liu@...ogic.com>
---
arch/arm64/boot/dts/amlogic/amlogic-a4.dtsi | 212 ++++++++++++++++++++++++++++
1 file changed, 212 insertions(+)
diff --git a/arch/arm64/boot/dts/amlogic/amlogic-a4.dtsi b/arch/arm64/boot/dts/amlogic/amlogic-a4.dtsi
index 563bc2e662fa..471a4bd24bfb 100644
--- a/arch/arm64/boot/dts/amlogic/amlogic-a4.dtsi
+++ b/arch/arm64/boot/dts/amlogic/amlogic-a4.dtsi
@@ -170,6 +170,218 @@ gpio_intc: interrupt-controller@...0 {
<10 11 12 13 14 15 16 17 18 19 20 21>;
};
+ clk_msr: clock-measure@...00 {
+ compatible = "amlogic,clk-measure";
+ reg = <0x0 0x48000 0x0 0x1c>;
+ clkmsr-reg-v2;
+ clkmsr-indices = <0>,
+ <1>,
+ <2>,
+ <3>,
+ <4>,
+ <5>,
+ <6>,
+ <8>,
+ <10>,
+ <15>,
+ <16>,
+ <17>,
+ <19>,
+ <20>,
+ <21>,
+ <22>,
+ <23>,
+ <24>,
+ <27>,
+ <28>,
+ <30>,
+ <31>,
+ <32>,
+ <33>,
+ <34>,
+ <35>,
+ <36>,
+ <37>,
+ <38>,
+ <39>,
+ <40>,
+ <41>,
+ <51>,
+ <52>,
+ <79>,
+ <106>,
+ <111>,
+ <112>,
+ <113>,
+ <115>,
+ <116>,
+ <117>,
+ <118>,
+ <119>,
+ <120>,
+ <121>,
+ <122>,
+ <123>,
+ <124>,
+ <125>,
+ <126>,
+ <127>,
+ <128>,
+ <129>,
+ <130>,
+ <131>,
+ <132>,
+ <133>,
+ <134>,
+ <135>,
+ <136>,
+ <137>,
+ <138>,
+ <139>,
+ <140>,
+ <141>,
+ <142>,
+ <143>,
+ <144>,
+ <145>,
+ <146>,
+ <147>,
+ <148>,
+ <149>,
+ <150>,
+ <151>,
+ <152>,
+ <153>,
+ <154>,
+ <155>,
+ <156>,
+ <157>,
+ <158>,
+ <159>,
+ <162>,
+ <163>,
+ <164>,
+ <165>,
+ <166>,
+ <167>,
+ <168>,
+ <169>,
+ <176>,
+ <177>,
+ <178>,
+ <179>,
+ <180>,
+ <181>,
+ <182>,
+ <183>,
+ <184>,
+ <185>,
+ <186>;
+ clkmsr-names = "sys_clk",
+ "axi_clk",
+ "rtc_clk",
+ "p22_usb2_ckout",
+ "p21_usb2_ckout",
+ "p20_usb2_ckout",
+ "cpu_clk_div16",
+ "eth_mpll_test",
+ "fclk_div5",
+ "fclk_50m",
+ "sys_oscin32k_i",
+ "rtc_pll",
+ "hifi_pll",
+ "gp0_pll",
+ "gp1_pll",
+ "eth_fclk_50m_clkout",
+ "sys_pll_div16",
+ "ddr_dpll_pt_clk",
+ "rtc_sec_pulse_out",
+ "rtc_osc_clk_out",
+ "mod_eth_phy_ref_clk",
+ "mod_eth_tx_clk",
+ "eth_125m",
+ "eth_rmii",
+ "co_clkin_to_mac",
+ "mod_eth_rx_clk_rmii",
+ "co_rx_clk",
+ "co_tx_clk",
+ "eth_phy_rxclk",
+ "eth_phy_plltxclk",
+ "ephy_test_clk",
+ "audio_core_clk",
+ "vout_venc_clk_ph",
+ "vout_venc_clk",
+ "rama_clk",
+ "deskew_pll_test_clk",
+ "saradc",
+ "ts",
+ "sd_emmc_c",
+ "sd_emmc_a",
+ "gpio_msr_clk",
+ "spicc_1",
+ "spicc_0",
+ "o_mst_sclk_vad",
+ "o_mst_mclk_vad",
+ "o_pdm_sysclk",
+ "mod_audio_pdm_dclk_o",
+ "o_vad_clk",
+ "earcrx_dmac_clk",
+ "earcrx_cmdc_clk",
+ "earctx_dmac_clk",
+ "earctx_cmdc_clk",
+ "tohdmitx_bclk",
+ "tohdmitx_mclk",
+ "tohdmitx_spdif_clk",
+ "toacodec_bclk",
+ "toacodec_mclk",
+ "spdifout_b_mst_clk",
+ "spdifout_mst_clk",
+ "spdifin_mst_clk",
+ "audio_mclk",
+ "vad_clk",
+ "tdmout_d_sclk",
+ "tdmout_c_sclk",
+ "tdmout_b_sclk",
+ "tdmout_a_sclk",
+ "tdminb_lb_sclk",
+ "tdmin_lb_sclk",
+ "tdmin_d_sclk",
+ "tdmin_c_sclk",
+ "tdmin_b_sclk",
+ "tdmin_a_sclk",
+ "resampleb_clk",
+ "resamplea_clk",
+ "pdmb_sysclk",
+ "pdmb_dclk",
+ "pdm_sysclk",
+ "pdm_dclk",
+ "alockerb_out_clk",
+ "alockerb_in_clk",
+ "alocker_out_clk",
+ "alocker_in_clk",
+ "audio_mst_clk[34]",
+ "audio_mst_clk[35]",
+ "pwm_h",
+ "pwm_g",
+ "pwm_f",
+ "pwm_e",
+ "pwm_d",
+ "pwm_c",
+ "pwm_b",
+ "pwm_a",
+ "rng_ring_osc_clk[0]",
+ "rng_ring_osc_clk[1]",
+ "rng_ring_osc_clk[2]",
+ "rng_ring_osc_clk[3]",
+ "sys_cpu_osc_ring[0](ULVT16)",
+ "sys_cpu_osc_ring[1](ULVT20)",
+ "sys_cpu_osc_ring[2](ULVT16)",
+ "sys_cpu_osc_ring[3](ULVT16)",
+ "sys_cpu_osc_ring[4](ULVT16)",
+ "am_ring_osc_clk_out_top[0](SVT16)",
+ "am_ring_osc_clk_out_top[1](LVT20)";
+ };
+
ao_pinctrl: pinctrl@...00 {
compatible = "amlogic,pinctrl-a4";
#address-cells = <2>;
--
2.42.0
Powered by blists - more mailing lists