| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-Id: <20250815-add-more-socs-to-support-clk_measure-v1-13-59f04ba67457@amlogic.com>
Date: Fri, 15 Aug 2025 16:37:39 +0800
From: Chuan Liu via B4 Relay <devnull+chuan.liu.amlogic.com@...nel.org>
To: Rob Herring <robh@...nel.org>, Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>,
Neil Armstrong <neil.armstrong@...aro.org>,
Kevin Hilman <khilman@...libre.com>, Jerome Brunet <jbrunet@...libre.com>,
Martin Blumenstingl <martin.blumenstingl@...glemail.com>
Cc: devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
linux-amlogic@...ts.infradead.org, linux-kernel@...r.kernel.org,
Chuan Liu <chuan.liu@...ogic.com>
Subject: [PATCH 13/13] arm64: dts: amlogic: S6: Add clk-measure controller
node
From: Chuan Liu <chuan.liu@...ogic.com>
Add the clk-measure controller node for S6 SoC family.
Signed-off-by: Chuan Liu <chuan.liu@...ogic.com>
---
arch/arm64/boot/dts/amlogic/amlogic-s6.dtsi | 312 ++++++++++++++++++++++++++++
1 file changed, 312 insertions(+)
diff --git a/arch/arm64/boot/dts/amlogic/amlogic-s6.dtsi b/arch/arm64/boot/dts/amlogic/amlogic-s6.dtsi
index 5f602f1170c0..b8dbdad91d79 100644
--- a/arch/arm64/boot/dts/amlogic/amlogic-s6.dtsi
+++ b/arch/arm64/boot/dts/amlogic/amlogic-s6.dtsi
@@ -189,6 +189,318 @@ gpiocc: gpio@300 {
gpio-ranges = <&periphs_pinctrl 0 (AMLOGIC_GPIO_CC<<8) 2>;
};
};
+
+ clk_msr: clock-measure@...00 {
+ compatible = "amlogic,clk-measure";
+ reg = <0x0 0x48000 0x0 0x1c>;
+ clkmsr-reg-v2;
+ clkmsr-indices = <0>,
+ <1>,
+ <2>,
+ <3>,
+ <4>,
+ <5>,
+ <6>,
+ <7>,
+ <8>,
+ <9>,
+ <10>,
+ <11>,
+ <12>,
+ <13>,
+ <15>,
+ <18>,
+ <19>,
+ <20>,
+ <21>,
+ <22>,
+ <23>,
+ <24>,
+ <25>,
+ <26>,
+ <27>,
+ <28>,
+ <29>,
+ <30>,
+ <32>,
+ <33>,
+ <34>,
+ <36>,
+ <37>,
+ <38>,
+ <39>,
+ <40>,
+ <49>,
+ <50>,
+ <51>,
+ <52>,
+ <53>,
+ <54>,
+ <55>,
+ <57>,
+ <58>,
+ <59>,
+ <60>,
+ <61>,
+ <62>,
+ <63>,
+ <64>,
+ <65>,
+ <66>,
+ <67>,
+ <70>,
+ <71>,
+ <72>,
+ <73>,
+ <74>,
+ <75>,
+ <76>,
+ <77>,
+ <78>,
+ <79>,
+ <80>,
+ <81>,
+ <82>,
+ <84>,
+ <85>,
+ <86>,
+ <87>,
+ <88>,
+ <89>,
+ <93>,
+ <99>,
+ <106>,
+ <108>,
+ <109>,
+ <110>,
+ <111>,
+ <113>,
+ <114>,
+ <115>,
+ <116>,
+ <117>,
+ <118>,
+ <121>,
+ <130>,
+ <132>,
+ <133>,
+ <134>,
+ <135>,
+ <136>,
+ <137>,
+ <138>,
+ <139>,
+ <140>,
+ <141>,
+ <142>,
+ <143>,
+ <144>,
+ <145>,
+ <147>,
+ <148>,
+ <149>,
+ <150>,
+ <151>,
+ <152>,
+ <153>,
+ <154>,
+ <160>,
+ <161>,
+ <162>,
+ <163>,
+ <164>,
+ <165>,
+ <166>,
+ <167>,
+ <168>,
+ <169>,
+ <175>,
+ <176>,
+ <177>,
+ <178>,
+ <179>,
+ <180>,
+ <181>,
+ <182>,
+ <183>,
+ <184>,
+ <185>,
+ <186>,
+ <187>,
+ <188>,
+ <189>,
+ <190>,
+ <191>,
+ <192>,
+ <193>,
+ <194>,
+ <195>,
+ <196>,
+ <197>,
+ <198>,
+ <199>,
+ <201>,
+ <204>,
+ <205>,
+ <206>,
+ <207>,
+ <208>,
+ <209>,
+ <210>;
+ clkmsr-names = "sys_clk",
+ "axi_clk",
+ "rtc_clk",
+ "dspa",
+ "mali_stack",
+ "mali",
+ "cpu_clk_div16",
+ "mali_aclkm",
+ "cecb_clk",
+ "gp2_pll",
+ "fclk_div5",
+ "p21_usb2_ckout",
+ "p20_usb2_ckout",
+ "eth_mpll_test",
+ "fclk_50m",
+ "gp1_pll",
+ "hifi_pll",
+ "gp0_pll",
+ "hifi1_pll",
+ "eth_fclk_50m_ckout",
+ "sys_pll_div16",
+ "ddr_dpll_pt_clk",
+ "mod_Tsin_A_CLK_IN",
+ "ext_Tsin_B_CLK_IN",
+ "mod_Tsin_C_CLK_IN",
+ "mod_Tsin_D_CLK_IN",
+ "dsi_pll_div_clk_out",
+ "dsi_pll_clk",
+ "eth_125m",
+ "eth_rmii",
+ "co_clkin_to_mac",
+ "co_rx_clk",
+ "co_tx_clk",
+ "eth_phy_rxclk",
+ "eth_phy_plltxclk",
+ "ephy_test_clk",
+ "hdmi_vx1_pix_clk",
+ "vid_pll_div_clk_out",
+ "enci",
+ "encp",
+ "encl",
+ "vdac",
+ "cdac",
+ "lcd_an_ph2",
+ "lcd_an_ph3",
+ "hdmitx_pixel",
+ "vdin_meas",
+ "vpu",
+ "vpu_clkb",
+ "vpu_clkb_tmp",
+ "vpu_clkc",
+ "vid_lock",
+ "vapb",
+ "ge2d",
+ "dsi_meas",
+ "dsi_phy",
+ "csi_phy",
+ "cts_csi2_adapt_clk",
+ "cts_csi2_data ",
+ "csi_phy_out",
+ "hdmitx_tmds",
+ "hdmitx_sys",
+ "hdmitx_fe",
+ "rama_clk",
+ "hdmitx_prif",
+ "hdmitx_200m",
+ "hdmitx_aud",
+ "audio_tohdmitx_mclk",
+ "audio_tohdmitx_bclk",
+ "audio_tohdmitx_lrclk",
+ "audio_tohdmitx_spdif_clk",
+ "htx_aes_clk",
+ "amfc",
+ "vdec",
+ "hevcf",
+ "deskew_pll_clk_div32_out",
+ "cmpr",
+ "dewarpa",
+ "sc",
+ "aux_adc_clk",
+ "sd_emmc_c",
+ "sd_emmc_b",
+ "sd_emmc_a",
+ "gpio_msr_clk",
+ "aux_clk_o",
+ "spicc",
+ "ts",
+ "o_vad_clk",
+ "audio_locker_in_clk",
+ "audio_locker_out_clk",
+ "audio_tdmout_c_sclk",
+ "audio_tdmout_b_sclk",
+ "audio_tdmout_a_sclk",
+ "audio_tdmin_lb_sclk",
+ "audio_tdmin_c_sclk",
+ "audio_tdmin_b_sclk",
+ "audio_tdmin_a_sclk",
+ "audio_resamplea_clk",
+ "audio_pdm_sysclk",
+ "audio_spdifout_b_mst_clk",
+ "audio_spdifout_mst_clk",
+ "audio_spdifin_mst_clk",
+ "audio_resampleb_clk",
+ "pcie_pipe_clk",
+ "pcie_ref_clk",
+ "pcie_upcrx_cdrclk",
+ "pcie_upcrx_clk_sync_b20",
+ "pcie_u3p2pll1_clk_div16",
+ "pcie_u3p2pll0_clkout",
+ "pcie_ref_clk_p",
+ "pwm_j",
+ "pwm_i",
+ "pwm_h",
+ "pwm_g",
+ "pwm_f",
+ "pwm_e",
+ "pwm_d",
+ "pwm_c",
+ "pwm_b",
+ "pwm_a",
+ "rng_ring_clk[0]",
+ "rng_ring_clk[1]",
+ "rng_ring_clk[2]",
+ "rng_ring_clk[3]",
+ "rng_ring_clk[4]",
+ "am_ring_osc_clk_out[0]",
+ "am_ring_osc_clk_out[1]",
+ "am_ring_osc_clk_out[2]",
+ "am_ring_osc_clk_out[3]",
+ "am_ring_osc_clk_out[4]",
+ "am_ring_osc_clk_out[5]",
+ "am_ring_osc_clk_out[6]",
+ "am_ring_osc_clk_out[7]",
+ "am_ring_osc_clk_out[8]",
+ "am_ring_osc_clk_out[9]",
+ "am_ring_osc_clk_out[10]",
+ "am_ring_osc_clk_out[11]",
+ "am_ring_osc_clk_out[12]",
+ "am_ring_osc_clk_out[13]",
+ "am_ring_osc_clk_out[14]",
+ "am_ring_osc_clk_out[15]",
+ "am_ring_osc_clk_out[16]",
+ "nna_core",
+ "vc9000e_aclk",
+ "vc9000e_core",
+ "pcie_tl",
+ "u3p2pll1_clk_div16",
+ "u3p2pll0_clkout",
+ "upctx_clk_sync_b20",
+ "upcrx_carclk",
+ "usb_pipe_clk",
+ "earcrx_pll_out",
+ "mclk_pll";
+ };
};
};
};
--
2.42.0
Powered by blists - more mailing lists