[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20250814140943.22531-9-inbaraj.e@samsung.com>
Date: Thu, 14 Aug 2025 19:39:39 +0530
From: Inbaraj E <inbaraj.e@...sung.com>
To: mturquette@...libre.com, sboyd@...nel.org, robh@...nel.org,
krzk+dt@...nel.org, conor+dt@...nel.org, krzk@...nel.org,
s.nawrocki@...sung.com, s.hauer@...gutronix.de, shawnguo@...nel.org,
cw00.choi@...sung.com, rmfrfs@...il.com, laurent.pinchart@...asonboard.com,
martink@...teo.de, mchehab@...nel.org, linux-fsd@...la.com, will@...nel.org,
catalin.marinas@....com, pankaj.dubey@...sung.com, shradha.t@...sung.com,
ravi.patel@...sung.com
Cc: linux-clk@...r.kernel.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org, alim.akhtar@...sung.com,
linux-samsung-soc@...r.kernel.org, kernel@...i.sm, kernel@...gutronix.de,
festevam@...il.com, linux-media@...r.kernel.org, imx@...ts.linux.dev,
linux-arm-kernel@...ts.infradead.org, Inbaraj E <inbaraj.e@...sung.com>
Subject: [PATCH v2 08/12] media: imx-mipi-csis: Add support to dump all vc
regs
Extend support to dump all 4 virtual channel register.
Signed-off-by: Inbaraj E <inbaraj.e@...sung.com>
---
drivers/media/platform/nxp/imx-mipi-csis.c | 15 +++++++++++++++
1 file changed, 15 insertions(+)
diff --git a/drivers/media/platform/nxp/imx-mipi-csis.c b/drivers/media/platform/nxp/imx-mipi-csis.c
index 4f6c417fdf58..c1653a738854 100644
--- a/drivers/media/platform/nxp/imx-mipi-csis.c
+++ b/drivers/media/platform/nxp/imx-mipi-csis.c
@@ -876,11 +876,26 @@ static int mipi_csis_dump_regs(struct mipi_csis_device *csis)
{ MIPI_CSIS_DPHY_SCTRL_L, "DPHY_SCTRL_L" },
{ MIPI_CSIS_DPHY_SCTRL_H, "DPHY_SCTRL_H" },
{ MIPI_CSIS_ISP_CONFIG_CH(0), "ISP_CONFIG_CH0" },
+ { MIPI_CSIS_ISP_CONFIG_CH(1), "ISP_CONFIG_CH1" },
+ { MIPI_CSIS_ISP_CONFIG_CH(2), "ISP_CONFIG_CH2" },
+ { MIPI_CSIS_ISP_CONFIG_CH(3), "ISP_CONFIG_CH3" },
{ MIPI_CSIS_ISP_RESOL_CH(0), "ISP_RESOL_CH0" },
+ { MIPI_CSIS_ISP_RESOL_CH(1), "ISP_RESOL_CH1" },
+ { MIPI_CSIS_ISP_RESOL_CH(2), "ISP_RESOL_CH2" },
+ { MIPI_CSIS_ISP_RESOL_CH(3), "ISP_RESOL_CH3" },
{ MIPI_CSIS_SDW_CONFIG_CH(0), "SDW_CONFIG_CH0" },
+ { MIPI_CSIS_SDW_CONFIG_CH(1), "SDW_CONFIG_CH1" },
+ { MIPI_CSIS_SDW_CONFIG_CH(2), "SDW_CONFIG_CH2" },
+ { MIPI_CSIS_SDW_CONFIG_CH(3), "SDW_CONFIG_CH3" },
{ MIPI_CSIS_SDW_RESOL_CH(0), "SDW_RESOL_CH0" },
+ { MIPI_CSIS_SDW_RESOL_CH(1), "SDW_RESOL_CH1" },
+ { MIPI_CSIS_SDW_RESOL_CH(2), "SDW_RESOL_CH2" },
+ { MIPI_CSIS_SDW_RESOL_CH(3), "SDW_RESOL_CH3" },
{ MIPI_CSIS_DBG_CTRL, "DBG_CTRL" },
{ MIPI_CSIS_FRAME_COUNTER_CH(0), "FRAME_COUNTER_CH0" },
+ { MIPI_CSIS_FRAME_COUNTER_CH(1), "FRAME_COUNTER_CH1" },
+ { MIPI_CSIS_FRAME_COUNTER_CH(2), "FRAME_COUNTER_CH2" },
+ { MIPI_CSIS_FRAME_COUNTER_CH(3), "FRAME_COUNTER_CH3" },
};
unsigned int i;
--
2.49.0
Powered by blists - more mailing lists