[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <ce4528c1-2b78-47a3-95c7-e4e3248755e4@arm.com>
Date: Tue, 19 Aug 2025 09:16:42 +0530
From: Anshuman Khandual <anshuman.khandual@....com>
To: Mark Rutland <mark.rutland@....com>
Cc: linux-arm-kernel@...ts.infradead.org,
Catalin Marinas <catalin.marinas@....com>, Will Deacon <will@...nel.org>,
Marc Zyngier <maz@...nel.org>, Oliver Upton <oliver.upton@...ux.dev>,
Mark Brown <broonie@...nel.org>, Ryan Roberts <ryan.roberts@....com>,
kvmarm@...ts.linux.dev, linux-kernel@...r.kernel.org
Subject: Re: [PATCH 3/4] arm64/sysreg: Add TCR_EL2 register
On 18/08/25 2:47 PM, Mark Rutland wrote:
> On Mon, Aug 18, 2025 at 10:27:58AM +0530, Anshuman Khandual wrote:
>> diff --git a/arch/arm64/tools/sysreg b/arch/arm64/tools/sysreg
>> index 4bdae8bb11dc..d2b40105eb41 100644
>> --- a/arch/arm64/tools/sysreg
>> +++ b/arch/arm64/tools/sysreg
>> @@ -4812,6 +4812,50 @@ Sysreg TCR_EL12 3 5 2 0 2
>> Mapping TCR_EL1
>> EndSysreg
>>
>> +Sysreg TCR_EL2 3 4 2 0 2
>> +Res0 63:34
>> +Field 33 MTX
>> +Field 32 DS
>> +Res1 31
>> +Field 30 TCMA
>> +Field 29 TBID
>> +Field 28 HWU62
>> +Field 27 HWU61
>> +Field 26 HWU60
>> +Field 25 HWU59
>> +Field 24 HPD
>> +Res1 23
>> +Field 22 HD
>> +Field 21 HA
>> +Field 20 TBI
>> +Res0 19
>> +Field 18:16 PS
>> +UnsignedEnum 15:14 TG0
>> + 0b00 4K
>> + 0b01 64K
>> + 0b10 16K
>> +EndEnum
>
> Same comment as for patch 1: this is not ordered, use Enum rather than
> UnsignedEnum. Likewise for the other cases below.
Sure, will change.
>
> Mark.
>
>> +UnsignedEnum 13:12 SH0
>> + 0b00 NONE
>> + 0b10 OUTER
>> + 0b11 INNER
>> +EndEnum
>> +UnsignedEnum 11:10 ORGN0
>> + 0b00 NC
>> + 0b01 WBWA
>> + 0b10 WT
>> + 0b11 WBnWA
>> +EndEnum
>> +UnsignedEnum 9:8 IRGN0
>> + 0b00 NC
>> + 0b01 WBWA
>> + 0b10 WT
>> + 0b11 WBnWA
>> +EndEnum
>> +Res0 7:6
>> +Field 5:0 T0SZ
>> +EndSysreg
>> +
>> Sysreg TCRALIAS_EL1 3 0 2 7 6
>> Mapping TCR_EL1
>> EndSysreg
>> --
>> 2.25.1
>>
>>
Powered by blists - more mailing lists