lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <20250819-roaring-mutant-fox-a05caf@kuoka>
Date: Tue, 19 Aug 2025 10:59:21 +0200
From: Krzysztof Kozlowski <krzk@...nel.org>
To: E Shattow <e@...eshell.de>
Cc: Rob Herring <robh@...nel.org>, Conor Dooley <conor+dt@...nel.org>, 
	devicetree@...r.kernel.org, linux-kernel@...r.kernel.org, 
	Hal Feng <hal.feng@...rfivetech.com>, Minda Chen <minda.chen@...rfivetech.com>
Subject: Re: [PATCH v2 1/3] dt-bindings: memory-controllers: add StarFive
 JH7110 SoC DMC

On Fri, Aug 15, 2025 at 12:37:21AM -0700, E Shattow wrote:
> +
> +title: StarFive JH7110 DMC
> +
> +maintainers:
> +  - E Shattow <e@...eshell.de>
> +
> +description:
> +  JH7110 DDR external memory interface LPDDR4/DDR4/DDR3/LPDDR3 32-bit at 2133Mbps (up to 2800Mbps).

Please wrap at 80 (see Linux Coding style)

> +
> +properties:
> +  compatible:
> +    items:
> +      - const: starfive,jh7110-dmc
> +
> +  reg:
> +    items:
> +      - description: controller registers
> +      - description: phy registers
> +
> +  clocks:
> +    maxItems: 1
> +
> +  clock-names:
> +    items:
> +      - const: pll1_out

pll

(this is name of input, not name of clock)

Best regards,
Krzysztof


Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ