lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <d867cfec3cc144f1404420ab868aefc0779cbcd9.camel@siemens.com>
Date: Thu, 21 Aug 2025 18:11:36 +0000
From: "Sverdlin, Alexander" <alexander.sverdlin@...mens.com>
To: "hauke@...ke-m.de" <hauke@...ke-m.de>, "olteanv@...il.com"
	<olteanv@...il.com>, "davem@...emloft.net" <davem@...emloft.net>,
	"andrew@...n.ch" <andrew@...n.ch>, "linux@...linux.org.uk"
	<linux@...linux.org.uk>, "linux-kernel@...r.kernel.org"
	<linux-kernel@...r.kernel.org>, "arkadis@...lanox.com"
	<arkadis@...lanox.com>, "daniel@...rotopia.org" <daniel@...rotopia.org>,
	"kuba@...nel.org" <kuba@...nel.org>, "pabeni@...hat.com" <pabeni@...hat.com>,
	"edumazet@...gle.com" <edumazet@...gle.com>, "f.fainelli@...il.com"
	<f.fainelli@...il.com>, "horms@...nel.org" <horms@...nel.org>,
	"netdev@...r.kernel.org" <netdev@...r.kernel.org>
CC: "john@...ozen.org" <john@...ozen.org>, "Stockmann, Lukas"
	<lukas.stockmann@...mens.com>, "yweng@...linear.com" <yweng@...linear.com>,
	"fchan@...linear.com" <fchan@...linear.com>, "lxu@...linear.com"
	<lxu@...linear.com>, "jpovazanec@...linear.com" <jpovazanec@...linear.com>,
	"Schirm, Andreas" <andreas.schirm@...mens.com>, "Christen, Peter"
	<peter.christen@...mens.com>, "ajayaraman@...linear.com"
	<ajayaraman@...linear.com>, "bxu@...linear.com" <bxu@...linear.com>,
	"lrosu@...linear.com" <lrosu@...linear.com>
Subject: Re: [PATCH RFC net-next 20/23] net: dsa: lantiq_gswip: add registers
 specific for MaxLinear GSW1xx

Hi Daniel,

On Sat, 2025-08-16 at 20:56 +0100, Daniel Golle wrote:
> Add registers needed for MaxLinear GSW1xx family of dedicated switch
> ICs connected via MDIO or SPI.
> 
> Signed-off-by: Daniel Golle <daniel@...rotopia.org>
> ---
>  drivers/net/dsa/lantiq_gswip.h | 109 +++++++++++++++++++++++++++++++++
>  1 file changed, 109 insertions(+)
> 
> diff --git a/drivers/net/dsa/lantiq_gswip.h b/drivers/net/dsa/lantiq_gswip.h
> index fd898991180d..e8914480d59e 100644
> --- a/drivers/net/dsa/lantiq_gswip.h
> +++ b/drivers/net/dsa/lantiq_gswip.h
> @@ -224,6 +224,114 @@
>  
>  #define XRX200_GPHY_FW_ALIGN	(16 * 1024)
>  
> +#define GSW1XX_PORTS				6

a tricky questions for you ;-)

There are scarce references to Port 6 across GSW145 datasheet, the 7th port.
One could also enable/disable it (bit P6) in GSWIP_CFG (0xF400).

Yes, it's sold as 6-port switch, but the question is, shall the port 6 be
disabled to save power and avoid unnecessary EMI?

-- 
Alexander Sverdlin
Siemens AG
www.siemens.com

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ