lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <9E4A44D8F7E9454E+aKZ3zCxTMq10AYqM@LT-Guozexi>
Date: Thu, 21 Aug 2025 09:35:08 +0800
From: Troy Mitchell <troy.mitchell@...ux.spacemit.com>
To: Zixian Zeng <sycamoremoon376@...il.com>,
	Chen Wang <unicorn_wang@...look.com>, Rob Herring <robh@...nel.org>,
	Krzysztof Kozlowski <krzk+dt@...nel.org>,
	Conor Dooley <conor+dt@...nel.org>,
	Inochi Amaoto <inochiama@...il.com>,
	Paul Walmsley <paul.walmsley@...ive.com>,
	Palmer Dabbelt <palmer@...belt.com>,
	Albert Ou <aou@...s.berkeley.edu>, Alexandre Ghiti <alex@...ti.fr>
Cc: devicetree@...r.kernel.org, sophgo@...ts.linux.dev,
	linux-riscv@...ts.infradead.org, linux-kernel@...r.kernel.org,
	Han Gao <rabenda.cn@...il.com>,
	Troy Mitchell <troy.mitchell@...ux.spacemit.com>
Subject: Re: [PATCH 4/4] riscv: dts: sophgo: Enable SPI NOR node for
 SG2042_EVB_V2

On Fri, Aug 15, 2025 at 02:17:10PM +0800, Zixian Zeng wrote:
> On Fri, Aug 15, 2025 at 11:56:22AM +0800, Chen Wang wrote:
> > 
> > On 8/13/2025 4:33 PM, Zixian Zeng wrote:
> > > Enable SPI NOR node for SG2042_EVB_V2 device tree
> > >
> > > Signed-off-by: Han Gao <rabenda.cn@...il.com>
> > > Signed-off-by: Zixian Zeng <sycamoremoon376@...il.com>
> > > ---
> > >   arch/riscv/boot/dts/sophgo/sg2042-evb-v2.dts | 12 ++++++++++++
> > >   1 file changed, 12 insertions(+)
> > >
> > > diff --git a/arch/riscv/boot/dts/sophgo/sg2042-evb-v2.dts b/arch/riscv/boot/dts/sophgo/sg2042-evb-v2.dts
> > > index 46980e41b886ce17dacce791fa5f2cef14cfa214..7001d8ffdc3e04c5a5cd5da85a4fb1c0351eb9a5 100644
> > > --- a/arch/riscv/boot/dts/sophgo/sg2042-evb-v2.dts
> > > +++ b/arch/riscv/boot/dts/sophgo/sg2042-evb-v2.dts
> > > @@ -226,6 +226,18 @@ &sd {
> > >   	status = "okay";
> > >   };
> > >   
> > > +&spifmc1 {
> > > +	status = "okay";
> > > +
> > > +	flash@0 {
> > > +		compatible = "jedec,spi-nor";
> > > +		reg = <0>;
> > > +		spi-max-frequency = <100000000>;
> > > +		spi-tx-bus-width = <4>;
> > > +		spi-rx-bus-width = <4>;
> > > +	};
> > > +};
> > > +
> > 
> > Only spifmc1 on EVB_V2? What about spifmc0?
> > 
> Yes, EVB_V2 has only one spifmc1.
> I have checked schematics which can be opened by OrCAD:
> https://github.com/sophgo/sophgo-hardware/blob/master/SG2042/SG2042-x4-EVB/sch/SG2042_EVB_V2_20230302A_BOM.DSN
> https://github.com/sophgo/sophgo-hardware/blob/master/SG2042/SG2042-x8-EVB/SG2042_EVB_V11_20220902_BOM.DSN
> 
> For your convenience, I have exported them to PDF:
> https://github.com/sycamoremoon/linux-riscv/tree/schematic
Acked-by: Troy Mitchell <troy.mitchell@...ux.spacemit.com>

Best Regards,
Troy
> > Otherwise:
> > 
> > Reviewed-by: Chen Wang <unicorn_wang@...look.com>
> 
> Thanks for your reviewing.
> 
> Best Regards,
> Zixian
> 
> _______________________________________________
> linux-riscv mailing list
> linux-riscv@...ts.infradead.org
> http://lists.infradead.org/mailman/listinfo/linux-riscv

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ