[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <znik7dcyeipf57xerlm5gwjszcaaeujoukr7g4a7wt7lsfu366@skany6k7agt4>
Date: Sat, 23 Aug 2025 06:34:56 +0800
From: Inochi Amaoto <inochiama@...il.com>
To: Pincheng Wang <pincheng.plct@...c.iscas.ac.cn>,
paul.walmsley@...ive.com, palmer@...belt.com, aou@...s.berkeley.edu, alex@...ti.fr,
robh@...nel.org, krzk+dt@...nel.org, conor+dt@...nel.org, anup@...infault.org,
pbonzini@...hat.com, shuah@...nel.org, cyan.yang@...ive.com, cleger@...osinc.com,
charlie@...osinc.com, cuiyunhui@...edance.com, samuel.holland@...ive.com,
namcao@...utronix.de, jesse@...osinc.com, inochiama@...il.com,
yongxuan.wang@...ive.com, ajones@...tanamicro.com, parri.andrea@...il.com,
mikisabate@...il.com, yikming2222@...il.com, thomas.weissschuh@...utronix.de
Cc: linux-riscv@...ts.infradead.org, linux-kernel@...r.kernel.org,
linux-doc@...r.kernel.org, devicetree@...r.kernel.org, kvm@...r.kernel.org,
kvm-riscv@...ts.infradead.org, linux-kselftest@...r.kernel.org
Subject: Re: [PATCH v1 RESEND 1/5] dt-bidings: riscv: add Zilsd and Zclsd
extension descriptions
On Thu, Aug 21, 2025 at 10:01:27PM +0800, Pincheng Wang wrote:
> Add descriptions for the Zilsd (Load/Store pair instructions) and
> Zclsd (Compressed Load/Store pair instructions) ISA extensions
> which were ratified in commit f88abf1 ("Integrating load/store
> pair for RV32 with the main manual") of the riscv-isa-manual.
>
> Signed-off-by: Pincheng Wang <pincheng.plct@...c.iscas.ac.cn>
> ---
> .../devicetree/bindings/riscv/extensions.yaml | 39 +++++++++++++++++++
> 1 file changed, 39 insertions(+)
>
> diff --git a/Documentation/devicetree/bindings/riscv/extensions.yaml b/Documentation/devicetree/bindings/riscv/extensions.yaml
> index ede6a58ccf53..d72ffe8f6fa7 100644
> --- a/Documentation/devicetree/bindings/riscv/extensions.yaml
> +++ b/Documentation/devicetree/bindings/riscv/extensions.yaml
> @@ -366,6 +366,20 @@ properties:
> guarantee on LR/SC sequences, as ratified in commit b1d806605f87
> ("Updated to ratified state.") of the riscv profiles specification.
>
> + - const: zilsd
> + description:
> + The standard Zilsd extension which provides support for aligned
> + register-pair load and store operations in 32-bit instruction
> + encodings, as ratified in commit f88abf1 ("Integrating
> + load/store pair for RV32 with the main manual") of riscv-isa-manual.
> +
> + - const: zclsd
> + description:
> + The Zclsd extension implements the compressed (16-bit) version of the
> + Load/Store Pair for RV32. As with Zilsd, this extension was ratified
> + in commit f88abf1 ("Integrating load/store pair for RV32 with the
> + main manual") of riscv-isa-manual.
> +
> - const: zk
> description:
> The standard Zk Standard Scalar cryptography extension as ratified
> @@ -847,6 +861,16 @@ properties:
> anyOf:
> - const: v
> - const: zve32x
> + # Zclsd depends on Zilsd and Zca
> + - if:
> + contains:
> + anyOf:
> + - const: zclsd
> + then:
> + contains:
> + anyOf:
> + - const: zilsd
> + - const: zca
>
Should be allOf? I see the comment says "Zclsd" requires both "Zilsd"
and "Zca".
Regards,
Inochi
Powered by blists - more mailing lists