linux-kernel - [PATCH 00/15] arm64: dts: qcom: Fix interrupt-map dtc W=1 warning and cleanup

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [thread-next>] [day] [month] [year] [list]

Message-Id: <20250822-dts-interrupt-address-cells-v1-0-d54d44b74460@linaro.org>
Date: Fri, 22 Aug 2025 14:04:00 +0200
From: Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>
To: Bjorn Andersson <andersson@...nel.org>, 
 Konrad Dybcio <konradybcio@...nel.org>, Rob Herring <robh@...nel.org>, 
 Krzysztof Kozlowski <krzk+dt@...nel.org>, 
 Conor Dooley <conor+dt@...nel.org>, cros-qcom-dts-watchers@...omium.org
Cc: linux-arm-msm@...r.kernel.org, devicetree@...r.kernel.org, 
 linux-kernel@...r.kernel.org, 
 Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>
Subject: [PATCH 00/15] arm64: dts: qcom: Fix interrupt-map dtc W=1 warning
 and cleanup

Get rid of one dtc W=1 warning and cleanup (verified with dtx_diff).

Best regards,
Krzysztof

---
Krzysztof Kozlowski (15):
      arm64: dts: qcom: ipq5424: Add default GIC address cells
      arm64: dts: qcom: lemans: Add default GIC address cells
      arm64: dts: qcom: msm8996: Add default GIC address cells
      arm64: dts: qcom: qcs404: Add default GIC address cells
      arm64: dts: qcom: sc8180x: Add default GIC address cells
      arm64: dts: qcom: sm6150: Add default GIC address cells
      arm64: dts: qcom: sm8150: Add default GIC address cells
      arm64: dts: qcom: sm8250: Add default GIC address cells
      arm64: dts: qcom: sm8350: Add default GIC address cells
      arm64: dts: qcom: Use GIC_SPI for interrupt-map for readability
      ARM: dts: qcom: ipq4019: Add default GIC address cells
      ARM: dts: qcom: apq8064: Add default GIC address cells
      ARM: dts: qcom: ipq8064: Add default GIC address cells
      ARM: dts: qcom: sdx55: Add default GIC address cells
      ARM: dts: qcom: Use GIC_SPI for interrupt-map for readability

 arch/arm/boot/dts/qcom/qcom-apq8064.dtsi |  9 +++----
 arch/arm/boot/dts/qcom/qcom-ipq4019.dtsi |  9 +++----
 arch/arm/boot/dts/qcom/qcom-ipq8064.dtsi | 25 ++++++++++----------
 arch/arm/boot/dts/qcom/qcom-sdx55.dtsi   |  9 +++----
 arch/arm64/boot/dts/qcom/ipq5018.dtsi    | 16 ++++++-------
 arch/arm64/boot/dts/qcom/ipq5332.dtsi    | 16 ++++++-------
 arch/arm64/boot/dts/qcom/ipq5424.dtsi    | 33 +++++++++++++-------------
 arch/arm64/boot/dts/qcom/ipq6018.dtsi    |  8 +++----
 arch/arm64/boot/dts/qcom/ipq8074.dtsi    | 16 ++++++-------
 arch/arm64/boot/dts/qcom/ipq9574.dtsi    | 32 ++++++++++++-------------
 arch/arm64/boot/dts/qcom/lemans.dtsi     |  1 +
 arch/arm64/boot/dts/qcom/msm8996.dtsi    | 25 ++++++++++----------
 arch/arm64/boot/dts/qcom/qcs404.dtsi     |  1 +
 arch/arm64/boot/dts/qcom/sar2130p.dtsi   | 16 ++++++-------
 arch/arm64/boot/dts/qcom/sc7280.dtsi     | 16 ++++++-------
 arch/arm64/boot/dts/qcom/sc8180x.dtsi    | 33 +++++++++++++-------------
 arch/arm64/boot/dts/qcom/sc8280xp.dtsi   | 40 ++++++++++++++++----------------
 arch/arm64/boot/dts/qcom/sdm845.dtsi     | 16 ++++++-------
 arch/arm64/boot/dts/qcom/sm6150.dtsi     |  1 +
 arch/arm64/boot/dts/qcom/sm8150.dtsi     | 17 +++++++-------
 arch/arm64/boot/dts/qcom/sm8250.dtsi     | 25 ++++++++++----------
 arch/arm64/boot/dts/qcom/sm8350.dtsi     | 17 +++++++-------
 arch/arm64/boot/dts/qcom/sm8450.dtsi     | 16 ++++++-------
 arch/arm64/boot/dts/qcom/sm8550.dtsi     | 16 ++++++-------
 arch/arm64/boot/dts/qcom/sm8650.dtsi     | 16 ++++++-------
 arch/arm64/boot/dts/qcom/x1e80100.dtsi   | 24 +++++++++----------
 26 files changed, 233 insertions(+), 220 deletions(-)
---
base-commit: 931e46dcbc7e6035a90e9c4a27a84b660e083f0a
change-id: 20250822-dts-interrupt-address-cells-a1456890a281

Best regards,
-- 
Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>