linux-kernel - Re: [PATCH 0/2] arm64: dts: qcom: sm8550: switch to 4 interrupt cells to add PPI partitions for PMUs

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Message-ID: <175600415288.952266.17495329138850489230.b4-ty@kernel.org>
Date: Sat, 23 Aug 2025 21:55:47 -0500
From: Bjorn Andersson <andersson@...nel.org>
To: Konrad Dybcio <konradybcio@...nel.org>,
	Rob Herring <robh@...nel.org>,
	Krzysztof Kozlowski <krzk+dt@...nel.org>,
	Conor Dooley <conor+dt@...nel.org>,
	Neil Armstrong <neil.armstrong@...aro.org>
Cc: linux-arm-msm@...r.kernel.org,
	devicetree@...r.kernel.org,
	linux-kernel@...r.kernel.org
Subject: Re: [PATCH 0/2] arm64: dts: qcom: sm8550: switch to 4 interrupt cells to add PPI partitions for PMUs


On Wed, 20 Aug 2025 11:49:21 +0200, Neil Armstrong wrote:
> Swich to 4 interrupt cells on the GIC node to allow us passing
> the proper PPI interrupt partitions for the ARM PMUs.
> 
> Based on thr SM8650 work at: [1]
> 
> [1] https://lore.kernel.org/all/20250227-topic-sm8650-pmu-ppi-partition-v3-0-0f6feeefe50f@linaro.org/
> 
> [...]

Applied, thanks!

[1/2] arm64: dts: qcom: sm8550: switch to interrupt-cells 4 to add PPI partitions
      commit: 40db99f1b6aaf47064aa3891c92eae01da215d6e
[2/2] arm64: dts: qcom: sm8550: add PPI interrupt partitions for the ARM PMUs
      commit: 4f97774ac2ee37d29adfd9732009729e1cbf7bdf

Best regards,
-- 
Bjorn Andersson <andersson@...nel.org>