linux-kernel - Re: [PATCH v2] mtd: nand: raw: atmel: Respect tAR, tCLR in read setup timing

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Message-ID: <513ad54017eb96a55176d232ce1464ff51bf452f.camel@siemens.com>
Date: Mon, 25 Aug 2025 13:41:05 +0000
From: "Sverdlin, Alexander" <alexander.sverdlin@...mens.com>
To: "Balamanikandan.Gunasundar@...rochip.com"
	<Balamanikandan.Gunasundar@...rochip.com>, "miquel.raynal@...tlin.com"
	<miquel.raynal@...tlin.com>, "claudiu.beznea@...on.dev"
	<claudiu.beznea@...on.dev>, "nicolas.ferre@...rochip.com"
	<nicolas.ferre@...rochip.com>, "richard@....at" <richard@....at>,
	"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
	"linux-arm-kernel@...ts.infradead.org"
	<linux-arm-kernel@...ts.infradead.org>, "vigneshr@...com" <vigneshr@...com>,
	"alexandre.belloni@...tlin.com" <alexandre.belloni@...tlin.com>,
	"linux-mtd@...ts.infradead.org" <linux-mtd@...ts.infradead.org>,
	"bbrezillon@...nel.org" <bbrezillon@...nel.org>, "stable@...r.kernel.org"
	<stable@...r.kernel.org>
Subject: Re: [PATCH v2] mtd: nand: raw: atmel: Respect tAR, tCLR in read setup
 timing

Hi Alexander,

On Mon, 2025-08-25 at 15:22 +0200, Alexander Dahl wrote:
> > > Threw this on top of 6.12.39-rt11 and tested on two custom platforms
> > > both with a Spansion S34ML02G1 SLC 2GBit flash chip, but with
> > > different SoCs (sama5d2, sam9x60).  We had difficulties with the
                                          ^^^^^^^^^^^^^^^^^^^
[*]

> > > timing of those NAND flash chips in the past and I wanted to make sure
> > > this patch does not break our setup.  Seems fine in a quick test,
> > > reading and writing and reading back is successful.
> > 
> > thank you for your feedback!
> > 
> > Do you see an opportunity to drop the downstream timing quirks with my patch?
> 
> Which downstream do you refer to?

That's how I understood the phrase above, that some adjustments are still required
on your side additionally to standard timings. Sorry for the confusion, if it turns
out to be a misunderstanding on my side!

-- 
Alexander Sverdlin
Siemens AG
www.siemens.com