[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <n2t3qdlo2xf325fms3gwfqqkmjvwgxzauzzgdjqew6cebrnm5h@5w4jwjbid4ih>
Date: Mon, 25 Aug 2025 22:02:28 -0500
From: Bjorn Andersson <andersson@...nel.org>
To: setotau@...dex.ru
Cc: Linus Walleij <linus.walleij@...aro.org>,
Rob Herring <robh@...nel.org>, Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>, linux-arm-msm@...r.kernel.org, linux-gpio@...r.kernel.org,
linux-kernel@...r.kernel.org, devicetree@...r.kernel.org,
~postmarketos/upstreaming@...ts.sr.ht, Richard Acayan <mailingradian@...il.com>
Subject: Re: [PATCH v3 2/3] dt-bindings: pinctrl: qcom: Add SDM660 LPI pinctrl
On Mon, Aug 25, 2025 at 03:32:29PM +0300, Nickolay Goppen via B4 Relay wrote:
> From: Nickolay Goppen <setotau@...dex.ru>
>
> Add bindings for pin controller in SDM660 Low Power Audio SubSystem
> (LPASS).
>
> Co-developed-by: Richard Acayan <mailingradian@...il.com>
> Signed-off-by: Richard Acayan <mailingradian@...il.com>
> Signed-off-by: Nickolay Goppen <setotau@...dex.ru>
> ---
> .../pinctrl/qcom,sdm660-lpass-lpi-pinctrl.yaml | 74 ++++++++++++++++++++++
> 1 file changed, 74 insertions(+)
>
> diff --git a/Documentation/devicetree/bindings/pinctrl/qcom,sdm660-lpass-lpi-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/qcom,sdm660-lpass-lpi-pinctrl.yaml
> new file mode 100644
> index 0000000000000000000000000000000000000000..6b930a5b914bc79a00dbaead41189efc525c2eb2
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/pinctrl/qcom,sdm660-lpass-lpi-pinctrl.yaml
> @@ -0,0 +1,74 @@
> +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
> +%YAML 1.2
> +---
> +$id: http://devicetree.org/schemas/pinctrl/qcom,sdm660-lpass-lpi-pinctrl.yaml#
> +$schema: http://devicetree.org/meta-schemas/core.yaml#
> +
> +title: Qualcomm SDM660 SoC LPASS LPI TLMM
> +
> +maintainers:
> + - Nickolay Goppen <setotau@...dex.ru>
> +
> +description:
> + Top Level Mode Multiplexer pin controller in the Low Power Audio SubSystem
> + (LPASS) Low Power Island (LPI) of Qualcomm SDM660 SoC.
> +
> +properties:
> + compatible:
> + const: qcom,sdm660-lpass-lpi-pinctrl
> +
> + reg:
> + items:
> + - description: LPASS LPI TLMM Control and Status registers
> +
> +patternProperties:
> + "-state$":
> + oneOf:
> + - $ref: "#/$defs/qcom-sdm660-lpass-state"
> + - patternProperties:
> + "-pins$":
> + $ref: "#/$defs/qcom-sdm660-lpass-state"
> + additionalProperties: false
> +
> +$defs:
> + qcom-sdm660-lpass-state:
> + type: object
> + description:
> + Pinctrl node's client devices use subnodes for desired pin configuration.
> + Client device subnodes use below standard properties.
> + $ref: qcom,lpass-lpi-common.yaml#/$defs/qcom-tlmm-state
> + unevaluatedProperties: false
> +
> + properties:
> + pins:
> + description:
> + List of gpio pins affected by the properties specified in this
> + subnode.
> + items:
> + pattern: "^gpio([0-9]|1[0-9]|2[0-6])$"
Unless I'm parsing the implementation incorrectly, this needs to allow
gpio0 through gpio31.
I.e. it should be: "^gpio([0-9]|[1-2][0-9]|3[0-1])$"
Regards,
Bjorn
> +
> + function:
> + enum: [ gpio, comp_rx, dmic12, dmic34, mclk0, pdm_2_gpios,
> + pdm_clk, pdm_rx, pdm_sync ]
> + description:
> + Specify the alternative function to be configured for the specified
> + pins.
> +
> +allOf:
> + - $ref: qcom,lpass-lpi-common.yaml#
> +
> +required:
> + - compatible
> + - reg
> +
> +unevaluatedProperties: false
> +
> +examples:
> + - |
> + lpi_tlmm: pinctrl@...70000 {
> + compatible = "qcom,sdm660-lpass-lpi-pinctrl";
> + reg = <0x15070000 0x20000>;
> + gpio-controller;
> + #gpio-cells = <2>;
> + gpio-ranges = <&lpi_tlmm 0 0 32>;
> + };
>
> --
> 2.51.0
>
>
Powered by blists - more mailing lists