linux-kernel - Re: [PATCH v6 0/2] riscv: Use GCR.U timer device as clocksource

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Message-ID: <a17a89a1-cdab-4082-8cf7-bb6ec456a51b@htecgroup.com>
Date: Thu, 28 Aug 2025 10:24:54 +0000
From: Aleksa Paunovic <aleksa.paunovic@...cgroup.com>
To: "devnull+aleksa.paunovic.htecgroup.com@...nel.org"
	<devnull+aleksa.paunovic.htecgroup.com@...nel.org>
CC: Aleksa Paunovic <aleksa.paunovic@...cgroup.com>, "alex@...ti.fr"
	<alex@...ti.fr>, "aou@...s.berkeley.edu" <aou@...s.berkeley.edu>,
	"conor+dt@...nel.org" <conor+dt@...nel.org>, "conor.dooley@...rochip.com"
	<conor.dooley@...rochip.com>, "daniel.lezcano@...aro.org"
	<daniel.lezcano@...aro.org>, "devicetree@...r.kernel.org"
	<devicetree@...r.kernel.org>, Djordje Todorovic
	<Djordje.Todorovic@...cgroup.com>, "krzk+dt@...nel.org" <krzk+dt@...nel.org>,
	"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
	"linux-riscv@...ts.infradead.org" <linux-riscv@...ts.infradead.org>,
	"palmer@...belt.com" <palmer@...belt.com>, "paul.walmsley@...ive.com"
	<paul.walmsley@...ive.com>, "robh@...nel.org" <robh@...nel.org>,
	"tglx@...utronix.de" <tglx@...utronix.de>
Subject: Re: [PATCH v6 0/2] riscv: Use GCR.U timer device as clocksource

On 8/6/25 14:26, Aleksa Paunovic via B4 Relay wrote:

> This series adds bindings for the GCR.U timer device and corresponding
> driver support. Accessing the memory mapped mtime register in the GCR.U
> region should be faster than trapping to M mode each time the timer
> needs to be read.
>
> Signed-off-by: Aleksa Paunovic <aleksa.paunovic@...cgroup.com>

Gentle ping.

If there are any further comments, we'd be happy to address them.

Best regards,
Aleksa

> ---
> Changes in v6:
> - Rename mti,gcru to mips,p8700-gcru
> - Link to v5: https://lore.kernel.org/r/20250711-riscv-time-mmio-v5-0-9ed1f825ad5e@htecgroup.com
>
> Changes in v5:
> - Fixed build issues on 32-bit RISC-V and sparse warnings
> - Remove clint_time_val and clint.h, replace with riscv_time_val
> - Depend on RISCV_TIMER in Kconfig
> Changes in v4:
> - Remove "select" from mti,gcru.yaml.
> - Refactor the driver to use function pointers instead of static keys.
>
> Previous versions:
> v1: https://lore.kernel.org/lkml/20241227150056.191794-1-arikalo@gmail.com/#t
> v2: https://lore.kernel.org/linux-riscv/20250409143816.15802-1-aleksa.paunovic@htecgroup.com/
> v3: https://lore.kernel.org/linux-riscv/DU0PR09MB61968695A2A3146EE83B7708F6BA2@DU0PR09MB6196.eurprd09.prod.outlook.com/
> v4: https://lore.kernel.org/r/20250514-riscv-time-mmio-v4-0-cb0cf2922d66@htecgroup.com
> v5: https://lore.kernel.org/r/20250711-riscv-time-mmio-v5-0-9ed1f825ad5e@htecgroup.com
>
> ---
> Aleksa Paunovic (2):
>       dt-bindings: timer: mips,p8700-gcru
>       riscv: Allow for riscv-clock to pick up mmio address.
>
>  .../devicetree/bindings/timer/mips,p8700-gcru.yaml | 38 +++++++++++++
>  arch/riscv/include/asm/clint.h                     | 26 ---------
>  arch/riscv/include/asm/timex.h                     | 63 ++++++++++++----------
>  drivers/clocksource/Kconfig                        | 12 +++++
>  drivers/clocksource/timer-clint.c                  | 20 ++++---
>  drivers/clocksource/timer-riscv.c                  | 34 ++++++++++++
>  6 files changed, 128 insertions(+), 65 deletions(-)
> ---
> base-commit: 038d61fd642278bab63ee8ef722c50d10ab01e8f
> change-id: 20250424-riscv-time-mmio-5628e0fca8af
>
> Best regards,
> --
> Aleksa Paunovic <aleksa.paunovic@...cgroup.com>
>
>