lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID:
 <AM7P189MB1009B9BCECE97040CFD3DBA0E33AA@AM7P189MB1009.EURP189.PROD.OUTLOOK.COM>
Date: Fri, 29 Aug 2025 16:41:45 +0200
From: Maud Spierings <maud_spierings@...mail.com>
To: andyshrk@....com
Cc: Laurent.pinchart@...asonboard.com, andy.yan@...k-chips.com,
 cristian.ciocaltea@...labora.com, devicetree@...r.kernel.org,
 dmitry.baryshkov@....qualcomm.com, dri-devel@...ts.freedesktop.org,
 heiko@...ech.de, hjc@...k-chips.com, krzk+dt@...nel.org,
 linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
 linux-rockchip@...ts.infradead.org, mripard@...nel.org, naoki@...xa.com,
 neil.armstrong@...aro.org, robh@...nel.org, sebastian.reichel@...labora.com,
 stephen@...xa.com, yubing.zhang@...k-chips.com
Subject: Re: [PATCH v7 00/10] Add support for RK3588 DisplayPort Controller

Hello Andy,

> There are two DW DPTX based DisplayPort Controller on rk3588 which
> are compliant with the DisplayPort Specification Version 1.4 with
> the following features:
> 
> * DisplayPort 1.4a
> * Main Link: 1/2/4 lanes
> * Main Link Support 1.62Gbps, 2.7Gbps, 5.4Gbps and 8.1Gbps
> * AUX channel 1Mbps
> * Single Stream Transport(SST)
> * Multistream Transport (MST)
> * Type-C support (alternate mode)
> * HDCP 2.2, HDCP 1.3
> * Supports up to 8/10 bits per color component
> * Supports RBG, YCbCr4:4:4, YCbCr4:2:2, YCbCr4:2:0
> * Pixel clock up to 594MHz
> * I2S, SPDIF audio interface
> 
> The current version of this patch series only supports basic display outputs.
> I conducted tests with DP0 in 1080p and 4K@60 YCbCr4:2:0 modes; the ALT/Type-C
> mode was tested on Rock 5B

Is there an example of this? I want to implement it for the usb-c port 
on the orangepi 5 plus, but I can't quite figure out where I would have 
to link the DP output endpoint to?

The usb-c endpoints are all done. Is it to another endpoint in the 
usbdp_phy? The only endpoints there seem to be outputs. Or is it 
supposed to be left unconnected for the ALT/type-C mode?

I've tried reading through all the relevant dt-bindings but can't find it.

Kind regards,
Maud

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ