lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID:
 <TY1PPFCDFFFA68A76C7AFB2E450E914B484F307A@TY1PPFCDFFFA68A.apcprd02.prod.outlook.com>
Date: Mon, 1 Sep 2025 16:37:14 +0800
From: "Nutty.Liu" <nutty.liu@...mail.com>
To: Pincheng Wang <pincheng.plct@...c.iscas.ac.cn>, paul.walmsley@...ive.com,
 palmer@...belt.com, aou@...s.berkeley.edu, alex@...ti.fr, robh@...nel.org,
 krzk+dt@...nel.org, conor+dt@...nel.org, anup@...infault.org,
 pbonzini@...hat.com, shuah@...nel.org, cyan.yang@...ive.com,
 cleger@...osinc.com, charlie@...osinc.com, cuiyunhui@...edance.com,
 samuel.holland@...ive.com, namcao@...utronix.de, jesse@...osinc.com,
 inochiama@...il.com, yongxuan.wang@...ive.com, ajones@...tanamicro.com,
 parri.andrea@...il.com, mikisabate@...il.com, yikming2222@...il.com,
 thomas.weissschuh@...utronix.de
Cc: linux-riscv@...ts.infradead.org, linux-kernel@...r.kernel.org,
 linux-doc@...r.kernel.org, devicetree@...r.kernel.org, kvm@...r.kernel.org,
 kvm-riscv@...ts.infradead.org, linux-kselftest@...r.kernel.org
Subject: Re: [PATCH v2 4/5] riscv: KVM: allow Zilsd and Zclsd extensions for
 Guest/VM


On 8/27/2025 12:29 AM, Pincheng Wang wrote:
> Extend the KVM ISA extension ONE_REG interface to allow KVM user space
> to detect and enable Zilsd and Zclsd extensions for Guest/VM.
>
> Signed-off-by: Pincheng Wang <pincheng.plct@...c.iscas.ac.cn>
> ---
>   arch/riscv/include/uapi/asm/kvm.h | 2 ++
>   arch/riscv/kvm/vcpu_onereg.c      | 2 ++
>   2 files changed, 4 insertions(+)
Reviewed-by: Nutty Liu <nutty.liu@...mail.com>

Thanks.
> diff --git a/arch/riscv/include/uapi/asm/kvm.h b/arch/riscv/include/uapi/asm/kvm.h
> index 5f59fd226cc5..beb7ce06dce8 100644
> --- a/arch/riscv/include/uapi/asm/kvm.h
> +++ b/arch/riscv/include/uapi/asm/kvm.h
> @@ -174,6 +174,8 @@ enum KVM_RISCV_ISA_EXT_ID {
>   	KVM_RISCV_ISA_EXT_ZCD,
>   	KVM_RISCV_ISA_EXT_ZCF,
>   	KVM_RISCV_ISA_EXT_ZCMOP,
> +	KVM_RISCV_ISA_EXT_ZCLSD,
> +	KVM_RISCV_ISA_EXT_ZILSD,
>   	KVM_RISCV_ISA_EXT_ZAWRS,
>   	KVM_RISCV_ISA_EXT_SMNPM,
>   	KVM_RISCV_ISA_EXT_SSNPM,
> diff --git a/arch/riscv/kvm/vcpu_onereg.c b/arch/riscv/kvm/vcpu_onereg.c
> index 2e1b646f0d61..8219769fc4a1 100644
> --- a/arch/riscv/kvm/vcpu_onereg.c
> +++ b/arch/riscv/kvm/vcpu_onereg.c
> @@ -64,6 +64,7 @@ static const unsigned long kvm_isa_ext_arr[] = {
>   	KVM_ISA_EXT_ARR(ZCD),
>   	KVM_ISA_EXT_ARR(ZCF),
>   	KVM_ISA_EXT_ARR(ZCMOP),
> +	KVM_ISA_EXT_ARR(ZCLSD),
>   	KVM_ISA_EXT_ARR(ZFA),
>   	KVM_ISA_EXT_ARR(ZFH),
>   	KVM_ISA_EXT_ARR(ZFHMIN),
> @@ -78,6 +79,7 @@ static const unsigned long kvm_isa_ext_arr[] = {
>   	KVM_ISA_EXT_ARR(ZIHINTPAUSE),
>   	KVM_ISA_EXT_ARR(ZIHPM),
>   	KVM_ISA_EXT_ARR(ZIMOP),
> +	KVM_ISA_EXT_ARR(ZILSD),
>   	KVM_ISA_EXT_ARR(ZKND),
>   	KVM_ISA_EXT_ARR(ZKNE),
>   	KVM_ISA_EXT_ARR(ZKNH),

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ