linux-kernel - Re: [PATCH v3 6/8] arm64: dts: bst: add support for Black Sesame Technologies C1200 CDCU1.0 board

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite for Android: free password hash cracker in your pocket

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <05665d48-72d7-4304-9dd1-1f337235ecd4@kernel.org>
Date: Wed, 3 Sep 2025 08:14:05 +0200
From: Krzysztof Kozlowski <krzk@...nel.org>
To: Albert Yang <yangzh0906@...ndersoft.com>
Cc: adrian.hunter@...el.com, arnd@...db.de, conor+dt@...nel.org,
 devicetree@...r.kernel.org, gordon.ge@....ai, krzk+dt@...nel.org,
 linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
 robh@...nel.org
Subject: Re: [PATCH v3 6/8] arm64: dts: bst: add support for Black Sesame
 Technologies C1200 CDCU1.0 board

On 03/09/2025 05:40, Albert Yang wrote:
> 
>>> +           gic: interrupt-controller@...00000 {
>>> +                   compatible = "arm,gic-v3";
>>> +                   #interrupt-cells = <3>;
>>> +                   #address-cells = <2>;
>>> +                   #size-cells = <2>;
>>> +                   interrupt-controller;
>>> +                   ranges;
>>> +                   reg = <0x0 0x32800000 0x0 0x10000>,
>>> +                         <0x0 0x32880000 0x0 0x100000>;
>>
>> Random order...
> 
> Refs: arm,gic‑v3 binding
> https://raw.githubusercontent.com/torvalds/linux/master/Documentation/devicetree/bindings/interrupt-controller/arm,gic-v3.yaml
> Updated as follows:

No, you need to finally read and follow DTS coding style.

> 		gic: interrupt-controller@...00000 {
> 			compatible = "arm,gic-v3";
> 			#interrupt-cells = <3>;
Best regards,
Krzysztof