[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <20250903102756.1748596-1-daniel.lezcano@linaro.org>
Date: Wed, 3 Sep 2025 12:27:54 +0200
From: Daniel Lezcano <daniel.lezcano@...aro.org>
To: jic23@...nel.org,
dlechner@...libre.com,
nuno.sa@...log.com,
andy@...nel.org,
robh@...nel.org,
conor+dt@...nel.org,
krzk+dt@...nel.org
Cc: linux-iio@...r.kernel.org,
s32@....com,
linux-kernel@...r.kernel.org,
devicetree@...r.kernel.org,
chester62515@...il.com,
mbrugger@...e.com,
ghennadi.procopciuc@....nxp.com
Subject: [PATCH v1 0/2] NXP SAR ADC IIO driver for s32g2/3 platforms
The S32G2 and S32G3 platforms have a couple of successive
approximation register (SAR) ADCs with eight channels and 12-bit
resolution. These changes provide the driver support for these ADCs
and the bindings describing them.
The driver is derived from the BSP driver version. It has been partly
rewritten to conform to upstream criteria.
https://github.com/nxp-auto-linux/linux/blob/release/bsp44.0-6.6.85-rt/drivers/iio/adc/s32cc_adc.c
Daniel Lezcano (2):
dt-bindings: iio: Add the NXP SAR ADC for s32g2/3 platforms
iio: adc: Add the NXP SAR ADC support for the s32g2/3 platforms
.../bindings/iio/adc/nxp,s32g2-sar-adc.yaml | 68 ++
drivers/iio/adc/Kconfig | 13 +
drivers/iio/adc/Makefile | 1 +
drivers/iio/adc/nxp-sar-adc.c | 1046 +++++++++++++++++
4 files changed, 1128 insertions(+)
create mode 100644 Documentation/devicetree/bindings/iio/adc/nxp,s32g2-sar-adc.yaml
create mode 100644 drivers/iio/adc/nxp-sar-adc.c
--
2.43.0
Powered by blists - more mailing lists