[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <1a20e784-d2d7-46d7-b705-67e460b6ae33@ti.com>
Date: Thu, 4 Sep 2025 19:16:04 +0530
From: Akashdeep Kaur <a-kaur@...com>
To: "Kumar, Udit" <u-kumar1@...com>, <praneeth@...com>, <nm@...com>,
<afd@...com>, <vigneshr@...com>, <d-gole@...com>, <kristo@...nel.org>,
<robh@...nel.org>, <krzk+dt@...nel.org>, <conor+dt@...nel.org>,
<linux-arm-kernel@...ts.infradead.org>, <devicetree@...r.kernel.org>,
<linux-kernel@...r.kernel.org>
CC: <vishalm@...com>, <sebin.francis@...com>
Subject: Re: [PATCH v3 3/3] arm64: dts: ti: k3-pinctrl: Add the remaining
macros
Hi Udit,
On 04/09/25 18:06, Kumar, Udit wrote:
>
...
>> ...
>>>> #define PULLTYPESEL_SHIFT (17)
>>>> #define RXACTIVE_SHIFT (18)
>>>> +#define DRV_STR_SHIFT (19)
>>>
>>> referring to above TRM mentioned in commit message
>>>
>>> Bit 20-19 are for DRV_STR, and description says
>>>
>>> 0 - Default
>>> 1 - Reserved
>>> 2 - Reserved
>>> 3 - Reserved
>>>
>>> Not sure, is there some additional document to be referred for
>>> PIN_DRIVE_STRENGTH
>>
>> This information will be updated in TRM in coming cycles.
>
>
> Sorry ,
>
> can not ack before TRM update
The information can be found at
https://www.ti.com/lit/ug/spruj83b/spruj83b.pdf in Table 14-8769.
Description Of The Pad Configuration Register Bit
>
>
>
>>>
>>>
>>>> +#define DS_ISO_OVERRIDE_SHIFT (22)
>>>> +#define DS_ISO_BYPASS_EN_SHIFT (23)
>>>
...
>>>
>>>> /* Default mux configuration for gpio-ranges to use with pinctrl */
>>>> #define PIN_GPIO_RANGE_IOPAD (PIN_INPUT | 7)
>>
>> Regards,
>> Akashdeep Kaur
Thanks,
Akashdeep Kaur
Powered by blists - more mailing lists