[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID:
<SEYPR06MB51345BF3DAAB8D55B06E2D679D03A@SEYPR06MB5134.apcprd06.prod.outlook.com>
Date: Fri, 5 Sep 2025 00:42:55 +0000
From: Jacky Chou <jacky_chou@...eedtech.com>
To: Bjorn Helgaas <helgaas@...nel.org>
CC: "linux-pci@...r.kernel.org" <linux-pci@...r.kernel.org>,
"devicetree@...r.kernel.org" <devicetree@...r.kernel.org>,
"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
"bhelgaas@...gle.com" <bhelgaas@...gle.com>, "lpieralisi@...nel.org"
<lpieralisi@...nel.org>, "kwilczynski@...nel.org" <kwilczynski@...nel.org>,
"mani@...nel.org" <mani@...nel.org>, "robh@...nel.org" <robh@...nel.org>,
"krzk+dt@...nel.org" <krzk+dt@...nel.org>, "conor+dt@...nel.org"
<conor+dt@...nel.org>, "joel@....id.au" <joel@....id.au>,
"andrew@...econstruct.com.au" <andrew@...econstruct.com.au>,
"vkoul@...nel.org" <vkoul@...nel.org>, "kishon@...nel.org"
<kishon@...nel.org>, "linus.walleij@...aro.org" <linus.walleij@...aro.org>,
"p.zabel@...gutronix.de" <p.zabel@...gutronix.de>,
"linux-aspeed@...ts.ozlabs.org" <linux-aspeed@...ts.ozlabs.org>,
"linux-arm-kernel@...ts.infradead.org"
<linux-arm-kernel@...ts.infradead.org>, "linux-phy@...ts.infradead.org"
<linux-phy@...ts.infradead.org>, "openbmc@...ts.ozlabs.org"
<openbmc@...ts.ozlabs.org>, "linux-gpio@...r.kernel.org"
<linux-gpio@...r.kernel.org>
Subject:
回覆: [PATCH v3 08/10] PCI: Add FMT and TYPE definition for TLP header
Hi Bjorn,
Thank you for your reply.
> > diff --git a/drivers/pci/pci.h b/drivers/pci/pci.h index
> > 34f65d69662e..45d47d6c4f53 100644
> > --- a/drivers/pci/pci.h
> > +++ b/drivers/pci/pci.h
> > @@ -81,6 +81,18 @@ struct pcie_tlp_log;
> > #define PCIE_MSG_CODE_DEASSERT_INTC 0x26
> > #define PCIE_MSG_CODE_DEASSERT_INTD 0x27
> >
> > +/* Format of TLP; PCIe r5.0, sec 2.2.1 */
>
> Please update to PCIe r7.0.
>
I will update this in next version.
> > +#define PCIE_TLP_FMT_3DW_NO_DATA 0x00 /* 3DW header, no data */
> > +#define PCIE_TLP_FMT_4DW_NO_DATA 0x01 /* 4DW header, no data */
> > +#define PCIE_TLP_FMT_3DW_DATA 0x02 /* 3DW header, with data */
> > +#define PCIE_TLP_FMT_4DW_DATA 0x03 /* 4DW header, with data */
> > +
> > +/* Type of TLP; PCIe r5.0, sec 2.2.1 */
> > +#define PCIE_TLP_TYPE_CFG0_RD 0x04 /* Config Type 0 Read
> Request */
> > +#define PCIE_TLP_TYPE_CFG0_WR 0x04 /* Config Type 0 Write
> Request */
> > +#define PCIE_TLP_TYPE_CFG1_RD 0x05 /* Config Type 1 Read
> Request */
> > +#define PCIE_TLP_TYPE_CFG1_WR 0x05 /* Config Type 1 Write
> Request */
Thanks,
Jacky
Powered by blists - more mailing lists