lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID:
 <TYCPR01MB11332990CA8D7FA5FD964C0AD860CA@TYCPR01MB11332.jpnprd01.prod.outlook.com>
Date: Mon, 8 Sep 2025 15:17:51 +0000
From: Biju Das <biju.das.jz@...renesas.com>
To: wsa+renesas <wsa+renesas@...g-engineering.com>, geert
	<geert@...ux-m68k.org>
CC: biju.das.au <biju.das.au@...il.com>, Ulf Hansson <ulf.hansson@...aro.org>,
	"linux-mmc@...r.kernel.org" <linux-mmc@...r.kernel.org>,
	"linux-renesas-soc@...r.kernel.org" <linux-renesas-soc@...r.kernel.org>,
	"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>, Geert
 Uytterhoeven <geert+renesas@...der.be>, Prabhakar Mahadev Lad
	<prabhakar.mahadev-lad.rj@...renesas.com>
Subject: RE: [PATCH v3 0/2] Enable 64-bit polling mode for R-Car Gen3 and
 RZ/G2+ family

Hi Geert and Wolfram,

> -----Original Message-----
> From: Wolfram Sang <wsa+renesas@...g-engineering.com>
> Sent: 29 August 2025 12:25
> Subject: Re: [PATCH v3 0/2] Enable 64-bit polling mode for R-Car Gen3 and RZ/G2+ family
> 
> 
> > But this is set only on RZ/A1, so my question should be: are there any
> > other SoCs where TMIO_MMC_32BIT_DATA_PORT should be set?
> 
> I can check if it makes a difference on R-Car boards I have.

I guess we need to add support for 64-bit polling for r8a77970(R-Car V3M) and RZ/A2
and 32-bit polling for RZ/A1.

These ae the SoCs left out.

Cheers,
Biju


Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ