[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <175749258044.456366.13668613524637231004.b4-ty@bootlin.com>
Date: Wed, 10 Sep 2025 10:23:00 +0200
From: Miquel Raynal <miquel.raynal@...tlin.com>
To: linux-mtd@...ts.infradead.org, Alexander Dahl <ada@...rsis.com>
Cc: Balamanikandan Gunasundar <balamanikandan.gunasundar@...rochip.com>,
Li Bin <bin.li@...rochip.com>, Richard Weinberger <richard@....at>,
Vignesh Raghavendra <vigneshr@...com>,
Nicolas Ferre <nicolas.ferre@...rochip.com>,
Alexandre Belloni <alexandre.belloni@...tlin.com>,
Claudiu Beznea <claudiu.beznea@...on.dev>,
Uwe Kleine-König <u.kleine-koenig@...libre.com>,
Thomas Fourier <fourier.thomas@...il.com>,
linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org
Subject: Re: [PATCH] mtd: nand: raw: atmel: Fix pulse read timing for
certain flash chips
On Thu, 04 Sep 2025 11:14:41 +0200, Alexander Dahl wrote:
> Prevent PMECC errors when reading from AMD/Spansion S34ML02G1 flash on
> SAM9X60 SoC, after switching to ONFI timing mode 3.
>
> >From reading the S34ML02G1 and the SAM9X60 datasheets again, it seems
> like we have to wait tREA after rising RE# before sampling the data.
> Thus pulse must be at least tREA.
>
> [...]
Applied to nand/next, thanks!
[1/1] mtd: nand: raw: atmel: Fix pulse read timing for certain flash chips
(no commit info)
Patche(s) should be available on mtd/linux.git and will be
part of the next PR (provided that no robot complains by then).
Kind regards,
Miquèl
Powered by blists - more mailing lists