[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID:
<TY3PR01MB1134611D6044793CD6D5AFB0A8609A@TY3PR01MB11346.jpnprd01.prod.outlook.com>
Date: Thu, 11 Sep 2025 06:08:39 +0000
From: Biju Das <biju.das.jz@...renesas.com>
To: Cosmin-Gabriel Tanislav <cosmin-gabriel.tanislav.xa@...esas.com>
CC: Lee Jones <lee@...nel.org>, "linux-kernel@...r.kernel.org"
<linux-kernel@...r.kernel.org>, Cosmin-Gabriel Tanislav
<cosmin-gabriel.tanislav.xa@...esas.com>, "stable@...r.kernel.org"
<stable@...r.kernel.org>
Subject: RE: [PATCH] mfd: rz-mtu3: fix MTU5 NFCR register offset
Hi Cosmin,
Thanks for the patch.
> -----Original Message-----
> From: Cosmin Tanislav <cosmin-gabriel.tanislav.xa@...esas.com>
> Sent: 10 September 2025 18:59
> Subject: [PATCH] mfd: rz-mtu3: fix MTU5 NFCR register offset
>
> The NFCR register for MTU5 is at 0x1a95 offset according to Datasheet Page 725, Table 16.4. The address
> of all registers is offset by 0x1200, making the proper address of MTU5 NFCR register be 0x895.
>
> Cc: stable@...r.kernel.org
> Fixes: 654c293e1687 ("mfd: Add Renesas RZ/G2L MTU3a core driver")
> Signed-off-by: Cosmin Tanislav <cosmin-gabriel.tanislav.xa@...esas.com>
Reviewed-by: Biju Das <biju.das.jz@...renesas.com>
Cheers,
Biju
Powered by blists - more mailing lists