[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <aMKDvcbJ2T-QNYxw@pie>
Date: Thu, 11 Sep 2025 08:09:33 +0000
From: Yao Zi <ziyao@...root.org>
To: Chukun Pan <amadeus@....edu.cn>
Cc: bhelgaas@...gle.com, conor+dt@...nel.org, devicetree@...r.kernel.org,
heiko@...ech.de, jonas@...boo.se, krzk+dt@...nel.org,
kwilczynski@...nel.org, linux-arm-kernel@...ts.infradead.org,
linux-kernel@...r.kernel.org, linux-pci@...r.kernel.org,
linux-rockchip@...ts.infradead.org, lpieralisi@...nel.org,
mani@...nel.org, robh@...nel.org
Subject: Re: [PATCH 2/3] arm64: dts: rockchip: Add PCIe Gen2x1 controller for
RK3528
On Tue, Sep 09, 2025 at 08:50:29PM +0800, Chukun Pan wrote:
> Hi,
>
> > + reg = <0x1 0x40000000 0x0 0x400000>,
> > + <0x0 0xfe4f0000 0x0 0x10000>,
> > + <0x0 0xfc000000 0x0 0x100000>;
>
> Aligning the address for reg and ranges will look better:
>
> reg = <0x1 0x40000000 0x0 0x400000>,
> <0x0 0xfe4f0000 0x0 0x010000>,
> <0x0 0xfc000000 0x0 0x100000>;
Thanks, this makes sense.
> BTW do we possibly need this?
> https://github.com/rockchip-linux/kernel/commit/e9397245c4b1bd62ef929d221e20225d58467dc7
I'm still unsure its purpose, but am willing to adapt this change. See
my reply to Jonas' comment.
> > + clocks = <&cru ACLK_PCIE>, <&cru HCLK_PCIE_SLV>,
> > + <&cru HCLK_PCIE_DBI>, <&cru PCLK_PCIE>,
> > + <&cru CLK_PCIE_AUX>, <&cru PCLK_PCIE_PHY>;
>
> <&cru PCLK_PCIE_PHY> has already been defined in the combphy node,
> is it repeated here?
Yes, it should be managed by PHY instead of the controller. I'll fix it
in v2.
> Thanks,
> Chukun
Best regards,
Yao Zi
Powered by blists - more mailing lists