[<prev] [next>] [day] [month] [year] [list]
Message-Id: <cover.1756881243.git.yan.kei.fong@altera.com>
Date: Thu, 11 Sep 2025 09:58:08 +0800
From: "Fong, Yan Kei" <yan.kei.fong@...era.com>
To: Dinh Nguyen <dinguyen@...nel.org>,
Rob Herring <robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>,
devicetree@...r.kernel.org (open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS),
linux-kernel@...r.kernel.org (open list),
Matthew Gerlach <matthew.gerlach@...era.com>,
Khairul Anuar Romli <khairul.anuar.romli@...era.com>
Subject: [PATCH v2 0/4] Add 4-bit SPI bus width on target devices
Add SPI bus width properties to correctly describe the hardware on the
following devices:
- Stratix10
- Agilex
- Agilex5
- N5X
Signed-off-by: Fong, Yan Kei <yan.kei.fong@...era.com>
Reviewed-by: Khairul Anuar Romli <khairul.anuar.romli@...era.com>
Reviewed-by: Matthew Gerlach <matthew.gerlach@...era.com>
---
changes in v2:
- rewrite the commit message body to align with 80 characters.
- add additional reviewer
---
Fong, Yan Kei (4):
arm64: dts: socfpga: n5x: Add 4-bit SPI bus width
arm64: dts: socfpga: stratix10: Add 4-bit SPI bus width
arm64: dts: socfpga: agilex: Add 4-bit SPI bus width
arm64: dts: socfpga: agilex5: Add 4-bit SPI bus width
arch/arm64/boot/dts/altera/socfpga_stratix10_socdk.dts | 2 ++
arch/arm64/boot/dts/intel/socfpga_agilex5_socdk.dts | 2 ++
arch/arm64/boot/dts/intel/socfpga_agilex_socdk.dts | 2 ++
arch/arm64/boot/dts/intel/socfpga_n5x_socdk.dts | 2 ++
4 files changed, 8 insertions(+)
--
2.25.1
Powered by blists - more mailing lists