linux-kernel - [PATCH v1 1/2] uapi: riscv: hwprobe: add Zicbop extension bit and block-size key

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <20250911121219.20243-2-zihong.plct@isrc.iscas.ac.cn>
Date: Thu, 11 Sep 2025 20:12:08 +0800
From: Yao Zihong <zihong.plct@...c.iscas.ac.cn>
To: linux-riscv@...ts.infradead.org
Cc: linux-kernel@...r.kernel.org,
	zihong.plct@...c.iscas.ac.cn,
	zihongyao@...look.com,
	zhangyin2018@...as.ac.cn,
	Paul Walmsley <paul.walmsley@...ive.com>,
	Palmer Dabbelt <palmer@...belt.com>,
	Albert Ou <aou@...s.berkeley.edu>,
	Alexandre Ghiti <alex@...ti.fr>,
	Charlie Jenkins <charlie@...osinc.com>,
	Clément Léger <cleger@...osinc.com>,
	Samuel Holland <samuel.holland@...ive.com>,
	Jesse Taube <jesse@...osinc.com>,
	Miquel Sabaté Solà <mikisabate@...il.com>,
	Yunhui Cui <cuiyunhui@...edance.com>
Subject: [PATCH v1 1/2] uapi: riscv: hwprobe: add Zicbop extension bit and block-size key

Introduce RISCV_HWPROBE_EXT_ZICBOP to report presence of the Zicbop
extension through sys_hwprobe(), and add
RISCV_HWPROBE_KEY_ZICBOP_BLOCK_SIZE to expose the block size (in bytes)
when Zicbop is supported.

Signed-off-by: Yao Zihong <zihong.plct@...c.iscas.ac.cn>
---
 arch/riscv/include/uapi/asm/hwprobe.h | 2 ++
 1 file changed, 2 insertions(+)

diff --git a/arch/riscv/include/uapi/asm/hwprobe.h b/arch/riscv/include/uapi/asm/hwprobe.h
index aaf6ad970499..c65c41a4d8ea 100644
--- a/arch/riscv/include/uapi/asm/hwprobe.h
+++ b/arch/riscv/include/uapi/asm/hwprobe.h
@@ -82,6 +82,7 @@ struct riscv_hwprobe {
 #define		RISCV_HWPROBE_EXT_ZAAMO		(1ULL << 56)
 #define		RISCV_HWPROBE_EXT_ZALRSC	(1ULL << 57)
 #define		RISCV_HWPROBE_EXT_ZABHA		(1ULL << 58)
+#define		RISCV_HWPROBE_EXT_ZICBOP	(1ULL << 59)
 #define RISCV_HWPROBE_KEY_CPUPERF_0	5
 #define		RISCV_HWPROBE_MISALIGNED_UNKNOWN	(0 << 0)
 #define		RISCV_HWPROBE_MISALIGNED_EMULATED	(1 << 0)
@@ -106,6 +107,7 @@ struct riscv_hwprobe {
 #define RISCV_HWPROBE_KEY_VENDOR_EXT_THEAD_0	11
 #define RISCV_HWPROBE_KEY_ZICBOM_BLOCK_SIZE	12
 #define RISCV_HWPROBE_KEY_VENDOR_EXT_SIFIVE_0	13
+#define RISCV_HWPROBE_KEY_ZICBOP_BLOCK_SIZE	14
 /* Increase RISCV_HWPROBE_MAX_KEY when adding items. */
 
 /* Flags */
-- 
2.47.2