| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <20250911124448.1771-2-cp0613@linux.alibaba.com>
Date: Thu, 11 Sep 2025 20:44:45 +0800
From: cp0613@...ux.alibaba.com
To: paul.walmsley@...ive.com,
palmer@...belt.com,
aou@...s.berkeley.edu,
alex@...ti.fr,
guoren@...nel.org
Cc: linux-riscv@...ts.infradead.org,
linux-kernel@...r.kernel.org,
Chen Pei <cp0613@...ux.alibaba.com>
Subject: [RFC PATCH 1/4] dt-bindings: riscv: Add trace components description
From: Chen Pei <cp0613@...ux.alibaba.com>
This patch has added property definitions related to the riscv
trace component, providing a foundation for subsequent driver
implementations.
The RISC-V Trace Control Interface can be found in [1].
Some principles are as follows:
1. Trace has three types of components:
1.1 Encoder: Collects CPU execution information through the
Ingress Port and generates Trace Messages.
1.2 Funnel: Used to integrate multiple trace sources.
1.3 Sink: Used to store trace data.
2. Each hart requires one trace encoder.
3. When there are multiple trace sources, a trace funnel component
is needed to integrate them. One trace funnel is required for
each cluster.
4. When multiple trace funnels are fed into a single trace sink,
multiple levels of trace funnels are required.
5. If there is only one cluster, the trace funnel (Level 0) can be
connected directly to the trace sink.
Taking [cpu0]-->[encoder0]-->[funnel0]-->[sink0] as an example,
the DTS configuration is as follows:
encoder0: trace_encoder@...01000 {
compatible = "riscv_trace,encoder-controller";
reg = <0x0 0x26001000 0x0 0x1000>;
cpu = <&cpu0>;
output_port {
port0 {
endpoint = <&funnel0>;
};
};
};
funnel0: trace_funnel@...04000 {
compatible = "riscv_trace,funnel-controller";
reg = <0x0 0x26404000 0x0 0x1000>;
level = <1>;
input_port {
port0 {
endpoint = <&encoder0>;
};
};
output_port {
port0 {
endpoint = <&sink0>;
};
};
};
sink0: trace_sink@...01000 {
compatible = "riscv_trace,sink-controller";
reg = <0x0 0x26401000 0x0 0x1000>;
input_port {
port0 {
endpoint = <&funnel0>;
};
};
};
Note: The detailed property definition of each component will be
provided in the subsequent series of patches.
[1] https://github.com/riscv-non-isa/tg-nexus-trace.git
Signed-off-by: Chen Pei <cp0613@...ux.alibaba.com>
---
.../riscv/trace/riscv,trace,encoder.yaml | 41 +++++++++++++++++
.../riscv/trace/riscv,trace,funnel.yaml | 46 +++++++++++++++++++
.../riscv/trace/riscv,trace,sink.yaml | 37 +++++++++++++++
3 files changed, 124 insertions(+)
create mode 100644 Documentation/devicetree/bindings/riscv/trace/riscv,trace,encoder.yaml
create mode 100644 Documentation/devicetree/bindings/riscv/trace/riscv,trace,funnel.yaml
create mode 100644 Documentation/devicetree/bindings/riscv/trace/riscv,trace,sink.yaml
diff --git a/Documentation/devicetree/bindings/riscv/trace/riscv,trace,encoder.yaml b/Documentation/devicetree/bindings/riscv/trace/riscv,trace,encoder.yaml
new file mode 100644
index 000000000000..e2ec3ce514b2
--- /dev/null
+++ b/Documentation/devicetree/bindings/riscv/trace/riscv,trace,encoder.yaml
@@ -0,0 +1,41 @@
+# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/riscv/trace/riscv,trace,encoder.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: RISC-V Trace Encoder Controller
+
+description: |
+ riscv trace encoder controller description.
+
+maintainers:
+ - Chen Pei <cp0613@...ux.alibaba.com>
+
+properties:
+ compatible:
+ items:
+ - const: riscv_trace,encoder-controller
+ reg:
+ description: A memory region containing registers for encoder controller
+
+ cpu:
+ description: CPU identifier associated with this encoder
+
+ ports:
+ description: Output port definitions
+
+additionalProperties: true
+
+examples:
+ - |
+ encoder0: trace_encoder@...01000 {
+ compatible = "riscv_trace,encoder-controller";
+ reg = <0x0 0x26001000 0x0 0x1000>;
+ cpu = <&cpu0>;
+ output_port {
+ port0 {
+ endpoint = <&funnel0>;
+ };
+ };
+ };
diff --git a/Documentation/devicetree/bindings/riscv/trace/riscv,trace,funnel.yaml b/Documentation/devicetree/bindings/riscv/trace/riscv,trace,funnel.yaml
new file mode 100644
index 000000000000..5da836997355
--- /dev/null
+++ b/Documentation/devicetree/bindings/riscv/trace/riscv,trace,funnel.yaml
@@ -0,0 +1,46 @@
+# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/riscv/trace/riscv,trace,funnel.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: RISC-V Trace Funnel Controller
+
+description: |
+ riscv trace funnel controller description.
+
+maintainers:
+ - Chen Pei <cp0613@...ux.alibaba.com>
+
+properties:
+ compatible:
+ items:
+ - const: riscv_trace,funnel-controller
+ reg:
+ description: A memory region containing registers for funnel controller
+
+ ports:
+ description: Input/Output port definitions
+
+ level:
+ description: Level of the funnel (e.g., 1 means close to the encoder)
+
+additionalProperties: true
+
+examples:
+ - |
+ funnel0: trace_funnel@...04000 {
+ compatible = "riscv_trace,funnel-controller";
+ reg = <0x0 0x26404000 0x0 0x1000>;
+ level = <1>;
+ input_port {
+ port0 {
+ endpoint = <&encoder0>;
+ };
+ };
+ output_port {
+ port0 {
+ endpoint = <&sink0>;
+ };
+ };
+ };
diff --git a/Documentation/devicetree/bindings/riscv/trace/riscv,trace,sink.yaml b/Documentation/devicetree/bindings/riscv/trace/riscv,trace,sink.yaml
new file mode 100644
index 000000000000..b42e65988f31
--- /dev/null
+++ b/Documentation/devicetree/bindings/riscv/trace/riscv,trace,sink.yaml
@@ -0,0 +1,37 @@
+# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/riscv/trace/riscv,trace,sink.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: RISC-V Trace Sink Controller
+
+description: |
+ riscv trace sink controller description.
+
+maintainers:
+ - Chen Pei <cp0613@...ux.alibaba.com>
+
+properties:
+ compatible:
+ items:
+ - const: riscv_trace,sink-controller
+ reg:
+ description: A memory region containing registers for sink controller
+
+ ports:
+ description: Input port definitions
+
+additionalProperties: true
+
+examples:
+ - |
+ sink0: trace_sink@...01000 {
+ compatible = "riscv_trace,sink-controller";
+ reg = <0x0 0x26401000 0x0 0x1000>;
+ input_port {
+ port0 {
+ endpoint = <&funnel0>;
+ };
+ };
+ };
--
2.49.0
Powered by blists - more mailing lists