| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <7f75a59d-356a-4af4-a1d0-8fb1261397bd@foss.st.com>
Date: Fri, 12 Sep 2025 16:43:27 +0200
From: Patrice CHOTARD <patrice.chotard@...s.st.com>
To: Raphael Gallais-Pou <rgallaispou@...il.com>,
Rob Herring
<robh@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley
<conor+dt@...nel.org>
CC: <linux-arm-kernel@...ts.infradead.org>, <devicetree@...r.kernel.org>,
<linux-kernel@...r.kernel.org>
Subject: Re: [PATCH] ARM: dts: sti: remove dangling stih407-clock file
On 9/8/25 09:21, Raphael Gallais-Pou wrote:
> Following the removal of B2120 board support, the st/stih407-clock.dtsi
> file has been left unused. Remove it.
>
> Fixes: dee546e1adef ("ARM: sti: drop B2120 board support")
> Signed-off-by: Raphael Gallais-Pou <rgallaispou@...il.com>
> ---
> arch/arm/boot/dts/st/stih407-clock.dtsi | 210 --------------------------------
> 1 file changed, 210 deletions(-)
>
> diff --git a/arch/arm/boot/dts/st/stih407-clock.dtsi b/arch/arm/boot/dts/st/stih407-clock.dtsi
> deleted file mode 100644
> index 350bcfcf498bc410ebdb4fd00f2e1ea496a9c8be..0000000000000000000000000000000000000000
> --- a/arch/arm/boot/dts/st/stih407-clock.dtsi
> +++ /dev/null
> @@ -1,210 +0,0 @@
> -// SPDX-License-Identifier: GPL-2.0-only
> -/*
> - * Copyright (C) 2014 STMicroelectronics R&D Limited
> - */
> -#include <dt-bindings/clock/stih407-clks.h>
> -/ {
> - /*
> - * Fixed 30MHz oscillator inputs to SoC
> - */
> - clk_sysin: clk-sysin {
> - #clock-cells = <0>;
> - compatible = "fixed-clock";
> - clock-frequency = <30000000>;
> - };
> -
> - clk_tmdsout_hdmi: clk-tmdsout-hdmi {
> - #clock-cells = <0>;
> - compatible = "fixed-clock";
> - clock-frequency = <0>;
> - };
> -
> - clocks {
> - #address-cells = <1>;
> - #size-cells = <1>;
> - ranges;
> -
> - /*
> - * A9 PLL.
> - */
> - clockgen-a9@...0000 {
> - compatible = "st,clkgen-c32";
> - reg = <0x92b0000 0x10000>;
> -
> - clockgen_a9_pll: clockgen-a9-pll {
> - #clock-cells = <1>;
> - compatible = "st,stih407-clkgen-plla9";
> -
> - clocks = <&clk_sysin>;
> - };
> -
> - clk_m_a9: clk-m-a9 {
> - #clock-cells = <0>;
> - compatible = "st,stih407-clkgen-a9-mux";
> -
> - clocks = <&clockgen_a9_pll 0>,
> - <&clockgen_a9_pll 0>,
> - <&clk_s_c0_flexgen 13>,
> - <&clk_m_a9_ext2f_div2>;
> -
> - /*
> - * ARM Peripheral clock for timers
> - */
> - arm_periph_clk: clk-m-a9-periphs {
> - #clock-cells = <0>;
> - compatible = "fixed-factor-clock";
> -
> - clocks = <&clk_m_a9>;
> - clock-div = <2>;
> - clock-mult = <1>;
> - };
> - };
> - };
> -
> - clockgen-a@...f000 {
> - compatible = "st,clkgen-c32";
> - reg = <0x90ff000 0x1000>;
> -
> - clk_s_a0_pll: clk-s-a0-pll {
> - #clock-cells = <1>;
> - compatible = "st,clkgen-pll0-a0";
> -
> - clocks = <&clk_sysin>;
> - };
> -
> - clk_s_a0_flexgen: clk-s-a0-flexgen {
> - compatible = "st,flexgen", "st,flexgen-stih407-a0";
> -
> - #clock-cells = <1>;
> -
> - clocks = <&clk_s_a0_pll 0>,
> - <&clk_sysin>;
> - };
> - };
> -
> - clk_s_c0: clockgen-c@...3000 {
> - compatible = "st,clkgen-c32";
> - reg = <0x9103000 0x1000>;
> -
> - clk_s_c0_pll0: clk-s-c0-pll0 {
> - #clock-cells = <1>;
> - compatible = "st,clkgen-pll0-c0";
> -
> - clocks = <&clk_sysin>;
> - };
> -
> - clk_s_c0_pll1: clk-s-c0-pll1 {
> - #clock-cells = <1>;
> - compatible = "st,clkgen-pll1-c0";
> -
> - clocks = <&clk_sysin>;
> - };
> -
> - clk_s_c0_quadfs: clk-s-c0-quadfs {
> - #clock-cells = <1>;
> - compatible = "st,quadfs-pll";
> -
> - clocks = <&clk_sysin>;
> - };
> -
> - clk_s_c0_flexgen: clk-s-c0-flexgen {
> - #clock-cells = <1>;
> - compatible = "st,flexgen", "st,flexgen-stih407-c0";
> -
> - clocks = <&clk_s_c0_pll0 0>,
> - <&clk_s_c0_pll1 0>,
> - <&clk_s_c0_quadfs 0>,
> - <&clk_s_c0_quadfs 1>,
> - <&clk_s_c0_quadfs 2>,
> - <&clk_s_c0_quadfs 3>,
> - <&clk_sysin>;
> -
> - /*
> - * ARM Peripheral clock for timers
> - */
> - clk_m_a9_ext2f_div2: clk-m-a9-ext2f-div2s {
> - #clock-cells = <0>;
> - compatible = "fixed-factor-clock";
> -
> - clocks = <&clk_s_c0_flexgen 13>;
> -
> - clock-output-names = "clk-m-a9-ext2f-div2";
> -
> - clock-div = <2>;
> - clock-mult = <1>;
> - };
> - };
> - };
> -
> - clockgen-d0@...4000 {
> - compatible = "st,clkgen-c32";
> - reg = <0x9104000 0x1000>;
> -
> - clk_s_d0_quadfs: clk-s-d0-quadfs {
> - #clock-cells = <1>;
> - compatible = "st,quadfs-d0";
> -
> - clocks = <&clk_sysin>;
> - };
> -
> - clk_s_d0_flexgen: clk-s-d0-flexgen {
> - #clock-cells = <1>;
> - compatible = "st,flexgen", "st,flexgen-stih407-d0";
> -
> - clocks = <&clk_s_d0_quadfs 0>,
> - <&clk_s_d0_quadfs 1>,
> - <&clk_s_d0_quadfs 2>,
> - <&clk_s_d0_quadfs 3>,
> - <&clk_sysin>;
> - };
> - };
> -
> - clockgen-d2@...6000 {
> - compatible = "st,clkgen-c32";
> - reg = <0x9106000 0x1000>;
> -
> - clk_s_d2_quadfs: clk-s-d2-quadfs {
> - #clock-cells = <1>;
> - compatible = "st,quadfs-d2";
> -
> - clocks = <&clk_sysin>;
> - };
> -
> - clk_s_d2_flexgen: clk-s-d2-flexgen {
> - #clock-cells = <1>;
> - compatible = "st,flexgen", "st,flexgen-stih407-d2";
> -
> - clocks = <&clk_s_d2_quadfs 0>,
> - <&clk_s_d2_quadfs 1>,
> - <&clk_s_d2_quadfs 2>,
> - <&clk_s_d2_quadfs 3>,
> - <&clk_sysin>,
> - <&clk_sysin>,
> - <&clk_tmdsout_hdmi>;
> - };
> - };
> -
> - clockgen-d3@...7000 {
> - compatible = "st,clkgen-c32";
> - reg = <0x9107000 0x1000>;
> -
> - clk_s_d3_quadfs: clk-s-d3-quadfs {
> - #clock-cells = <1>;
> - compatible = "st,quadfs-d3";
> -
> - clocks = <&clk_sysin>;
> - };
> -
> - clk_s_d3_flexgen: clk-s-d3-flexgen {
> - #clock-cells = <1>;
> - compatible = "st,flexgen", "st,flexgen-stih407-d3";
> -
> - clocks = <&clk_s_d3_quadfs 0>,
> - <&clk_s_d3_quadfs 1>,
> - <&clk_s_d3_quadfs 2>,
> - <&clk_s_d3_quadfs 3>,
> - <&clk_sysin>;
> - };
> - };
> - };
> -};
>
> ---
> base-commit: be5d4872e528796df9d7425f2bd9b3893eb3a42c
> change-id: 20250907-master-bb115f5b67ad
>
> Best regards,
Reviewed-by: Patrice Chotard <patrice.chotard@...s.st.com>
Thanks
Patrice
Powered by blists - more mailing lists