| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <CAGb2v66iD1BBwOeECrckmf_d-xQmmMzFhkj-SjO5ja7i1f0YDw@mail.gmail.com>
Date: Sat, 13 Sep 2025 17:02:44 +0800
From: Chen-Yu Tsai <wens@...e.org>
To: Lukas Schmid <lukas.schmid@...cube.li>
Cc: Rob Herring <robh@...nel.org>, Krzysztof Kozlowski <krzk+dt@...nel.org>,
Conor Dooley <conor+dt@...nel.org>, Jernej Skrabec <jernej.skrabec@...il.com>,
Samuel Holland <samuel@...lland.org>, Paul Walmsley <paul.walmsley@...ive.com>,
Palmer Dabbelt <palmer@...belt.com>, Albert Ou <aou@...s.berkeley.edu>,
Alexandre Ghiti <alex@...ti.fr>, Maxime Ripard <mripard@...nel.org>, devicetree@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org, linux-sunxi@...ts.linux.dev,
linux-kernel@...r.kernel.org, linux-riscv@...ts.infradead.org
Subject: Re: [PATCH v8 3/5] ARM: dts: sunxi: add support for NetCube Systems
Nagami SoM
Hi,
On Mon, Sep 1, 2025 at 12:26 AM Lukas Schmid <lukas.schmid@...cube.li> wrote:
>
> NetCube Systems Nagami SoM is a module based around the Allwinner T113s
> SoC. It includes the following features and interfaces:
>
> - 128MB DDR3 included in SoC
> - 10/100 Mbps Ethernet using LAN8720A phy
> - One USB-OTG interface
> - One USB-Host interface
> - One I2S interface with in and output support
> - Two CAN interfaces
> - ESP32 over SDIO
> - One SPI interface
> - I2C EEPROM for MAC address
> - One QWIIC I2C Interface with dedicated interrupt pin shared with EEPROM
> - One external I2C interface
> - SD interface for external SD-Card
>
> Signed-off-by: Lukas Schmid <lukas.schmid@...cube.li>
> ---
> .../allwinner/sun8i-t113s-netcube-nagami.dtsi | 250 ++++++++++++++++++
> 1 file changed, 250 insertions(+)
> create mode 100644 arch/arm/boot/dts/allwinner/sun8i-t113s-netcube-nagami.dtsi
>
> diff --git a/arch/arm/boot/dts/allwinner/sun8i-t113s-netcube-nagami.dtsi b/arch/arm/boot/dts/allwinner/sun8i-t113s-netcube-nagami.dtsi
> new file mode 100644
> index 0000000000000..4d3627f6d58d2
> --- /dev/null
> +++ b/arch/arm/boot/dts/allwinner/sun8i-t113s-netcube-nagami.dtsi
> @@ -0,0 +1,250 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Copyright (C) 2025 Lukas Schmid <lukas.schmid@...cube.li>
> + */
> +
> +/dts-v1/;
> +#include "sun8i-t113s.dtsi"
> +
> +#include <dt-bindings/gpio/gpio.h>
> +#include <dt-bindings/interrupt-controller/irq.h>
> +
> +/ {
> + model = "NetCube Systems Nagami SoM";
> + compatible = "netcube,nagami", "allwinner,sun8i-t113s";
> +
> + aliases {
> + serial1 = &uart1; // ESP32 Bootloader UART
> + serial3 = &uart3; // Console UART on Card Edge
> + ethernet0 = &emac;
> + };
> +
> + chosen {
> + stdout-path = "serial3:115200n8";
> + };
> +
> + /* module wide 3.3V supply directly from the card edge */
> + reg_vcc3v3: regulator-3v3 {
> + compatible = "regulator-fixed";
> + regulator-name = "vcc-3v3";
> + regulator-min-microvolt = <3300000>;
> + regulator-max-microvolt = <3300000>;
> + regulator-always-on;
> + };
> +
> + /* SY8008 DC/DC regulator on the board, also supplying VDD-SYS */
> + reg_vcc_core: regulator-core {
> + compatible = "regulator-fixed";
> + regulator-name = "vcc-core";
> + regulator-min-microvolt = <880000>;
> + regulator-max-microvolt = <880000>;
> + vin-supply = <®_vcc3v3>;
> + };
> +
> + /* USB0 MUX to switch connect to Card-Edge only after BootROM */
> + usb0_sec_mux: mux-controller{
> + compatible = "gpio-mux";
> + #mux-control-cells = <0>;
> + mux-gpios = <&pio 3 9 GPIO_ACTIVE_HIGH>; /* PD9 */
> + idle-state = <1>; /* USB connected to Card-Edge by default */
> + };
> +
> + /* Reset of ESP32 */
> + wifi_pwrseq: wifi-pwrseq {
> + compatible = "mmc-pwrseq-simple";
> + reset-gpios = <&pio 6 9 GPIO_ACTIVE_LOW>; /* PG9 */
> + post-power-on-delay-ms = <1500>;
> + power-off-delay-us = <200>;
> + };
> +};
> +
> +&cpu0 {
> + cpu-supply = <®_vcc_core>;
> +};
> +
> +&cpu1 {
> + cpu-supply = <®_vcc_core>;
> +};
> +
> +&dcxo {
> + clock-frequency = <24000000>;
> +};
> +
> +&emac {
> + nvmem-cells = <ð0_macaddress>;
> + nvmem-cell-names = "mac-address";
> + phy-handle = <&lan8720a>;
> + phy-mode = "rmii";
> + pinctrl-0 = <&rmii_pe_pins>;
> + pinctrl-names = "default";
> + status = "okay";
> +};
> +
> +/* Default I2C Interface on Card-Edge */
> +&i2c2 {
> + pinctrl-0 = <&i2c2_pins>;
> + pinctrl-names = "default";
> + status = "disabled";
> +};
> +
> +/* Exposed as the QWIIC connector and used by the internal EEPROM */
> +&i2c3 {
> + pinctrl-0 = <&i2c3_pins>;
> + pinctrl-names = "default";
> + status = "okay";
> +
> + eeprom0: eeprom@50 {
> + compatible = "atmel,24c02"; /* actually it's a 24AA02E48 */
> + reg = <0x50>;
> + pagesize = <16>;
> + read-only;
> + vcc-supply = <®_vcc3v3>;
> +
> + #address-cells = <1>;
> + #size-cells = <1>;
> +
> + eth0_macaddress: macaddress@fa {
> + reg = <0xfa 0x06>;
> + };
> + };
> +};
> +
> +/* Default I2S Interface on Card-Edge */
> +&i2s1 {
> + pinctrl-0 = <&i2s1_pins>, <&i2s1_din_pins>, <&i2s1_dout_pins>;
> + pinctrl-names = "default";
> + status = "disabled";
> +};
> +
> +/* Phy is on SoM. MDI signals pre-magentics are on the card edge */
^ pre-magnetics?
Will fix up when applying if nothing else in the series is wrong.
ChenYu
> +&mdio {
> + lan8720a: ethernet-phy@0 {
> + compatible = "ethernet-phy-ieee802.3-c22";
> + reg = <0>;
> + };
> +};
> +
> +/* Default SD Interface on Card-Edge */
> +&mmc0 {
> + pinctrl-0 = <&mmc0_pins>;
> + pinctrl-names = "default";
> + status = "disabled";
> +};
> +
> +/* Connected to the on-board ESP32 */
> +&mmc1 {
> + pinctrl-0 = <&mmc1_pins>;
> + pinctrl-names = "default";
> + vmmc-supply = <®_vcc3v3>;
> + bus-width = <4>;
> + non-removable;
> + mmc-pwrseq = <&wifi_pwrseq>;
> + status = "okay";
> +};
> +
> +/* Connected to the on-board eMMC */
> +&mmc2 {
> + pinctrl-0 = <&mmc2_pins>;
> + pinctrl-names = "default";
> + vmmc-supply = <®_vcc3v3>;
> + vqmmc-supply = <®_vcc3v3>;
> + bus-width = <4>;
> + non-removable;
> + status = "okay";
> +};
> +
> +&pio {
> + vcc-pb-supply = <®_vcc3v3>;
> + vcc-pc-supply = <®_vcc3v3>;
> + vcc-pd-supply = <®_vcc3v3>;
> + vcc-pe-supply = <®_vcc3v3>;
> + vcc-pf-supply = <®_vcc3v3>;
> + vcc-pg-supply = <®_vcc3v3>;
> +
> + gpio-line-names = "", "", "", "", // PA
> + "", "", "", "",
> + "", "", "", "",
> + "", "", "", "",
> + "", "", "", "",
> + "", "", "", "",
> + "", "", "", "",
> + "", "", "", "",
> + "", "", "CAN0_TX", "CAN0_RX", // PB
> + "CAN1_TX", "CAN1_RX", "UART3_TX", "UART3_RX",
> + "", "", "", "",
> + "", "", "", "",
> + "", "", "", "",
> + "", "", "", "",
> + "", "", "", "",
> + "", "", "", "",
> + "", "", "eMMC_CLK", "eMMC_CMD", // PC
> + "eMMC_D2", "eMMC_D1", "eMMC_D0", "eMMC_D3",
> + "", "", "", "",
> + "", "", "", "",
> + "", "", "", "",
> + "", "", "", "",
> + "", "", "", "",
> + "", "", "", "",
> + "", "", "", "", // PD
> + "", "", "", "",
> + "", "USB_SEC_EN", "SPI1_CS", "SPI1_CLK",
> + "SPI1_MOSI", "SPI1_MISO", "SPI1_HOLD", "SPI1_WP",
> + "PD16", "", "", "",
> + "I2C2_SCL", "I2C2_SDA", "PD22", "",
> + "", "", "", "",
> + "", "", "", "",
> + "ETH_CRSDV", "ETH_RXD0", "ETH_RXD1", "ETH_TXCK", // PE
> + "ETH_TXD0", "ETH_TXD1", "ETH_TXEN", "",
> + "ETH_MDC", "ETH_MDIO", "QWIIC_nINT", "",
> + "", "", "", "",
> + "", "", "", "",
> + "", "", "", "",
> + "", "", "", "",
> + "", "", "", "",
> + "SD_D1", "SD_D0", "SD_CLK", "SD_CLK", // PF
> + "SD_D3", "SD_D2", "PF6", "",
> + "", "", "", "",
> + "", "", "", "",
> + "", "", "", "",
> + "", "", "", "",
> + "", "", "", "",
> + "", "", "", "",
> + "ESP_CLK", "ESP_CMD", "ESP_D0", "ESP_D1", // PG
> + "ESP_D2", "ESP_D3", "UART1_TXD", "UART1_RXD",
> + "ESP_nBOOT", "ESP_nRST", "I2C3_SCL", "I2C3_SDA",
> + "I2S1_WS", "I2S1_CLK", "I2S1_DIN0", "I2S1_DOUT0",
> + "", "", "", "",
> + "", "", "", "",
> + "", "", "", "",
> + "", "", "", "";
> +};
> +
> +/* Remove the unused CK pin from the pinctl as it is unconnected */
> +&rmii_pe_pins {
> + pins = "PE0", "PE1", "PE2", "PE3", "PE4",
> + "PE5", "PE6", "PE8", "PE9";
> +};
> +
> +/* Default SPI Interface on Card-Edge */
> +&spi1 {
> + #address-cells = <1>;
> + #size-cells = <0>;
> + pinctrl-0 = <&spi1_pins>, <&spi1_hold_pin>, <&spi1_wp_pin>;
> + pinctrl-names = "default";
> + cs-gpios = <0>;
> + status = "disabled";
> +};
> +
> +/* Connected to the Bootloader/Console of the ESP32 */
> +&uart1 {
> + pinctrl-0 = <&uart1_pg6_pins>;
> + pinctrl-names = "default";
> + status = "okay";
> +};
> +
> +/* Console/Debug UART on Card-Edge */
> +&uart3 {
> + pinctrl-0 = <&uart3_pb_pins>;
> + pinctrl-names = "default";
> + status = "okay";
> +};
> --
> 2.39.5
>
>
Powered by blists - more mailing lists