[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20250916-flexspi-ddr-v1-0-69358b5dc862@nxp.com>
Date: Tue, 16 Sep 2025 15:56:39 +0800
From: Haibo Chen <haibo.chen@....com>
To: Han Xu <han.xu@....com>, Yogesh Gaur <yogeshgaur.83@...il.com>,
Mark Brown <broonie@...nel.org>
Cc: linux-spi@...r.kernel.org, imx@...ts.linux.dev,
linux-kernel@...r.kernel.org, Haibo Chen <haibo.chen@....com>
Subject: [PATCH 0/5] spi: spi-nxp-fspi: add DTR mode support
this patch set add DTR mode support for flexspi.
For DTR mode, flexspi only support 8D-8D-8D mode.
Patch 1 extract nxp_fspi_dll_override(), prepare for adding the DTR mode.
in nor suspend, it will disable DTR mode, and enable DTR mode back
in nor resume. this require the flexspi driver has the ability to
set back to dll override mode in STR mode when clock rate < 100MHz.
Patch 2 Add the DDR LUT command support. flexspi use LUT command to handle
the dtr/str mode.
Patch 3 add the logic of sample clock source selection for STR/DTR mode
STR use the default mode 0, sample based on the internal dummy pad.
DTR use the mode 3, sample based on the external DQS pad, so this
board and device connect the DQS pad.
Patch 4 adjust the clock rate for DTR mode, when detect the DDR LUT command,
flexspi will automatically div 2 of the root clock and output to device.
Patch 5 finally add the DTR support in default after the upper 4 patches's
prepareation. Since lx2160a do not implement DQS pad, so can't support
this DTR mode.
Signed-off-by: Haibo Chen <haibo.chen@....com>
---
Haibo Chen (5):
spi: spi-nxp-fspi: extract function nxp_fspi_dll_override()
spi: spi-nxp-fspi: Add the DDR LUT command support
spi: spi-nxp-fspi: add the support for sample data from DQS pad
spi: spi-nxp-fspi: correct the clock rate for DTR mode
spi: spi-nxp-fspi: Add OCT-DTR mode support
drivers/spi/spi-nxp-fspi.c | 118 +++++++++++++++++++++++++++++++++++++++------
1 file changed, 102 insertions(+), 16 deletions(-)
---
base-commit: c3067c2c38316c3ef013636c93daa285ee6aaa2e
change-id: 20250916-flexspi-ddr-f841f3d79aef
Best regards,
--
Haibo Chen <haibo.chen@....com>
Powered by blists - more mailing lists