lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID:
 <DU0PR04MB949692AA53054CF8418213609014A@DU0PR04MB9496.eurprd04.prod.outlook.com>
Date: Tue, 16 Sep 2025 10:03:57 +0000
From: Bough Chen <haibo.chen@....com>
To: Fabio Estevam <festevam@...il.com>
CC: Rob Herring <robh@...nel.org>, Krzysztof Kozlowski <krzk+dt@...nel.org>,
	Conor Dooley <conor+dt@...nel.org>, Shawn Guo <shawnguo@...nel.org>, Sascha
 Hauer <s.hauer@...gutronix.de>, Pengutronix Kernel Team
	<kernel@...gutronix.de>, "devicetree@...r.kernel.org"
	<devicetree@...r.kernel.org>, "imx@...ts.linux.dev" <imx@...ts.linux.dev>,
	"linux-arm-kernel@...ts.infradead.org"
	<linux-arm-kernel@...ts.infradead.org>, "linux-kernel@...r.kernel.org"
	<linux-kernel@...r.kernel.org>
Subject: RE: [PATCH 2/2] arm64: dts: imx8mm/mn/mp: limit the max frequency of
 spi nor chip


> -----Original Message-----
> From: Fabio Estevam <festevam@...il.com>
> Sent: 2025年9月16日 17:42
> To: Bough Chen <haibo.chen@....com>
> Cc: Rob Herring <robh@...nel.org>; Krzysztof Kozlowski <krzk+dt@...nel.org>;
> Conor Dooley <conor+dt@...nel.org>; Shawn Guo <shawnguo@...nel.org>;
> Sascha Hauer <s.hauer@...gutronix.de>; Pengutronix Kernel Team
> <kernel@...gutronix.de>; devicetree@...r.kernel.org; imx@...ts.linux.dev;
> linux-arm-kernel@...ts.infradead.org; linux-kernel@...r.kernel.org
> Subject: Re: [PATCH 2/2] arm64: dts: imx8mm/mn/mp: limit the max frequency
> of spi nor chip
> 
> Hi Haibo,
> 
> On Tue, Sep 16, 2025 at 5:57 AM Haibo Chen <haibo.chen@....com> wrote:
> >
> > The spi nor on imx8mm/mn/mp evk board works under SDR mode, and driver
> > use FlexSPIn_MCR0[RXCLKSRC] = 0x0 for SDR mode.
> > According to the datasheet, there is IO limitation on these chips, the
> > max frequency of such case is 66MHz, so add the limatation here
> 
> Typo: limitation.
> 
> > to align with datasheet.
> >
> > Refer to 3.9.9 FlexSPI timing parameters on page 65.
> > https://eur01.safelinks.protection.outlook.com/?url=https%3A%2F%2Fwww.
> >
> nxp.com%2Fdocs%2Fen%2Fdata-sheet%2FIMX8MNCEC.pdf&data=05%7C02%7
> Chaibo.
> >
> chen%40nxp.com%7Ce6a75800d66b428dc03b08ddf50552ef%7C686ea1d3bc2b
> 4c6fa9
> >
> 2cd99c5c301635%7C0%7C1%7C638936125394709166%7CUnknown%7CTWFpb
> GZsb3d8ey
> >
> JFbXB0eU1hcGkiOnRydWUsIlYiOiIwLjAuMDAwMCIsIlAiOiJXaW4zMiIsIkFOIjoiTW
> Fp
> >
> bCIsIldUIjoyfQ%3D%3D%7C0%7C%7C%7C&sdata=%2Fn5dKo9EZdOY7I%2BaGk0
> oX4N%2B
> > dPZktHrpzYyDljCW5zc%3D&reserved=0
> 
> Fixes tag?

Though the original clock setting still can work, yes, it's better to add fix tag here.

Thanks
Haibo Chen

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ